

## Wupper - a PCIe DMA Engine for FELIX

Frans Schreuder, Andrea Borga, Jos Vermeulen, Oussama el Kharraz Alami

May 16, 2025



## Contents

<b>Revision history</b>	<b>3</b>
<b>1 Introduction</b>	<b>5</b>
<b>2 Compatibility</b>	<b>6</b>
<b>3 Core Architecture</b>	<b>7</b>
3.1 DMA descriptors . . . . .	8
3.2 Endless DMA with a circular buffer and wrap around . . . . .	9
3.3 Trickle descriptor . . . . .	12
3.4 Interrupt controller . . . . .	14
<b>4 Xilinx PCIe EndPoint Core</b>	<b>15</b>
4.1 Xilinx AXI4-Stream interface . . . . .	15
4.2 Configuration of the core . . . . .	15
<b>5 Obtaining and building Wupper</b>	<b>22</b>
5.1 Create the Vivado Project . . . . .	23
5.2 Running synthesis and implementation . . . . .	23
<b>6 Simulation</b>	<b>24</b>
<b>Appendix A FELIX register map, version 5.0</b>	<b>25</b>
<b>References</b>	<b>73</b>
<b>List of Figures</b>	<b>75</b>
<b>List of Tables</b>	<b>75</b>

## Revision History

Revision	Date	Author(s)	Description
5.0	19-01-2021	F. P. Schreuder	Updated documentation to be compatible with phase2 / rm5.0
4.8	11-02-2020	F. P. Schreuder	Regenerated wupper documentation with rm4.9
4.7	06-12-2019	F. P. Schreuder	Updated INT_TEST behaviour and regenerated rm4.9 description
4.6	23-10-2019	F. P. Schreuder	Fixed endianness of TTC ToHost channel in FELIXDataFormats
4.5	09-05-2019	F. P. Schreuder	Regenerated registermap 4.7 documentation
4.4	18-03-2019	F. P. Schreuder	Regenerated rm 4.6 documentation
4.3	06-03-2019	F. P. Schreuder	regenerated register map and wupper documentation
4.2	17-10-2018	F. P. Schreuder	regenerated registermap documentation
4.1	30-08-2018	F. P. Schreuder	regenerated Wupper.pdf with rm4.4
4.0	17-05-2018	F. P. Schreuder	Added FLX-712 value to CARD_TYPE register
3.7	15-02-2017	F.P. Schreuder	Added interrupt #5, connected to xoff (full flags in CR)
3.6	10-10-2016	F.P. Schreuder	Improved Endless DMA description.
3.5	18-05-2016	F.P. Schreuder	Added ToHost Full interrupt and changed interrupt description into table
3.4	29-04-2016	A.O. Borga	Added Section supported tools; added sections labels for referencing; improved referencing layout by adding citations; added DMA descriptors documentation (section 3.1); documented endless DMA (section 3.2) and its handling improved interrupt routine (section 3.4) and interrupt handling
3.3	24-08-2015	F.P Schreuder	Added all bit fields and names of GBT Monitor and Control registers
3.2	14-08-2015	F.P Schreuder	Fixed bit fields in emuram write register
3.1	14-07-2015	A.O. Borga	Added appendix and moved the FELIX specific register map to it, added separate file for the lists of tables and figures
3.0	14-07-2015	A.O. Borga	Uniformed the naming convention to Wupper throughout the document, removed replay cache FIFO, updated all diagrams in section "design"
2.0	17-04-2015	A.O. Borga	Uniformed the naming convention to PCIe Engine throughout the document
1.9	03-2015	J.C. Vermeulen	New section on host software added and moved material from the section on operating the DMA controller to this section. The new section 6 is not yet complete

1.8	2015	F.P. Schreuder	Update of DMA registers
1.7	29-10-2014	A.O. Borga	Major global revision
1.6	28-10-2014	A.O. Borga	Updated PCIe coregen figures, modified appearance of paths throughout the text, fixed typos, updated the simulation and testing sections, added the interrupt handling section, reversed the order of this table
1.5	23-10-2014	F.P. Schreuder	Updated register map, figures and pepo commands, some cosmetic improvements
1.4	23-09-2014	J.C. Vermeulen	Updated figures
1.3	23-09-2014	F.P. Schreuder	Updated pepo commands for memory allocation
1.2	19-09-2014	F.P. Schreuder	Added All pages of Xilinx core wizard
1.1	19-09-2014	F.P. Schreuder	Applied modifications after Andrea's review
1.0	16-09-2014	F.P. Schreuder	created

## 1 Introduction

Wupper<sup>1</sup> is designed for the ATLAS / FELIX project [1], to provide a simple Direct Memory Access (DMA) interface for the Xilinx Virtex-7 PCIe Gen3 hard block and has later been ported to the Kintex Ultrascale, Virtex Ultrascale+ and Versal Prime series. The core is not meant to be flexible among different architectures, but especially designed for the 256 and 512 bit wide AXI4-Stream interface [4] of the Xilinx Virtex-7 and Ultrascale FPGA Gen3 Integrated Block for PCI Express, and the Ultrascale+ and Versal Prime Gen4 Integrated Block for PCI Express (PCIe) [5, 6, 7, 8].

The purpose of Wupper is therefore to provide an interface to a standard FIFO. This FIFO has the same width as the Xilinx AXI4-Stream interface (256 or 512 bits) and runs at 250 MHz. The user application side of the FPGA design can simply read or write to the FIFO; Wupper will handle the transfer into Host PC memory, according to the addresses specified in the DMA descriptors. Several descriptors can be queued, up to a maximum of 8, and they will be processed sequentially one after the other. The number of descriptors (NUMBER\_OF\_DESCRIPTOR generic) plays an important role, it determines the total number of descriptors, but also the number of FIFO interfaces in the ToHost direction. The last descriptor is always dedicated for FromHost (DMA memory read from the server) transactions, all other descriptors are dedicated for ToHost transfers (Memory writes from the FPGA into the server memory).

Another functionality of Wupper is to manage a set of DMA descriptors, with an *address*, a *read/write* flag, the *transfersize* (number of 32 bit words) and an *enable* line. These descriptors are mapped as normal PCIe memory or IO registers. Besides the descriptors and the enable line (one per descriptor), a status register for every descriptor is provided in the register map.

For synthesis and implementation of the Xilinx specific IP cores, it is recommended to use the latest Xilinx Vivado release as listed in section 2. The cores (FIFO, clock wizard and PCIe) are provided in the Xilinx .xci format, as well as the constraints file (.xdc) is in the Vivado Format.

For portability reasons, no Xilinx project files will be supplied with the core, but a bundle of TCL scripts has been supplied to create a project and import all necessary files, as well as to do the synthesis and implementation. These scripts will be described later in this document.

---

<sup>1</sup>The person performing the act of bongelwuppen, the Gronings version of the famous Frisian sport of the Fierljeppen (canal pole vaulting) [https://nds-nl.wikipedia.org/wiki/Nedersaksische\\_sp%C3%B6llegies#Bongelwuppen](https://nds-nl.wikipedia.org/wiki/Nedersaksische_sp%C3%B6llegies#Bongelwuppen)

## 2 Compatibility

FELIX had been tested on the following platforms and tools:

1. Operating systems:

- Scientific Linux CERN 6, kernel 2.6
- Scientific Linux 7, kernel 3.10

2. Xilinx Vivado:

- 2020.1: migrated 11-2020
- 2018.1: migrated 05-2019
- 2015.4: migrated 02-2016
- 2014.4: initial version

3. Xilinx FPGA:

- Virtex-7 690T
- Kintex Ultrascale XCKU115
- Virtex Ultrascale+ VU9P, VU37P
- Versal Prime VM1802

### 3 Core Architecture

Xilinx has introduced the AXI4-Stream interface [4] for the PCIe EndPoint core: a simplified version of the ARM AMBA AXI bus [2]. This interface does not contain any address lines, instead the address and other information are supplied in the header of each PCIe Transaction Layer Packet (TLP). Figure 1 shows the structure of the Wupper\_core design. The Wupper\_core is divided in two parts:

#### 1. DMA Control:

This is the entity in which the Descriptors are parsed and fed to the engine, and where the Status register of every descriptor can be read back through PCIe. Depending on the address range of the descriptor, the pointer of the current address is handled by DMA Control and incremented every time a TLP completes. DMA Control also handles the circular buffer DMA if this is requested by the descriptor (See 3.2).

DMA control contains a register map, with addresses to the descriptors, status registers and external registers for the user space register map.

#### 2. DMA Read Write:

This entity contains two processes:

- *ToHost / Add Header*: In the first process the descriptors are read and a header according to the descriptor is created. If the descriptor is a ToHost descriptor, the payload data is read from the FIFO and added after the header. This process also takes care of switching to the next active DMA descriptor, which is leading for selecting the MUX on the output ports of the ToHostFifo's.
- *FromHost / Strip Header*: In the second process the header of the received data is removed and the length is checked; then the payload is shifted into the FIFO.

Both processes can fire an MSI-X type interrupt by means of the interrupt controller when finished.




Figure 1: Structure of the Felix PCIe Engine.

Figure 1 shows a synchronization stage for the IO and external registers. The user space registers are stored and processed in the 25 MHz clock domain in order to relax timing closure of the design. The synchronization stage synchronizes the register map again to the clock used in the application design (sync\_clk).

The DMA Control process always responds to a request with a certain *req\_type* from the server. It responds only to IO and Memory reads and writes; for all other request types it will send an unknown request reply. If the data in the payload contains more than 128 bits, the process will send a “completion abort” reply and go back to idle state. The maximum register size has been set to 128 bits because this is a useful maximum register size; it is also the maximum payload that fits in one 250 MHz clock cycle of the AXI4-Stream interface.

The add\_header process selects the descriptor and sets the ToHostFifo MUX accordingly. Based on the descriptor content, it requests a read or write to/from the server memory. If the descriptor is set to ToHost, it also initiates a FIFO read and adds the data into the payload of the PCIe TLP (Transaction Layer Packet). When the descriptor is set to FromHost this process only creates a header TLP with no payload, to request a certain amount of data from the server memory that fits in one TLP.

The DMA FromHost process checks the size of the payload against the size in the TLP header, the data will be pushed into the FromHost FIFO.

### 3.1 DMA descriptors

Each transfer To and From Host is achieved by means of setting up descriptors on the server side, which are then processed by Wupper. The descriptors are set in the BAR0 section of the register map (see Appendix 6). An extract of the descriptors and their registers is shown in Table 2 below. The register map in BAR0 has space for a maximum of 8 DMA descriptors, but the actual number of descriptors that are implemented is determined by the generic NUMBER\_OF\_DESCRIPTORs. The descriptor at NUMBER\_OF\_DESCRIPTORs-1 is the FromHost descriptor which always has the READ\_WRITE bitfield set to 1 (FROMHOST) and the descriptors 0 to NUMBER\_OF\_DESCRIPTORs-2 are implemented as ToHost descriptors. An additional special FromHost descriptor is implemented at NUMBER\_OF\_DESCRIPTORs, this is the so called trickle descriptor (see 3.3) which is similar to the other FromHost descriptor, but it ignores the pc\_pointer. The number of ToHost FIFOs is automatically determined by the same generic, as well as the ToHost FIFO depth. Setting NUMBER\_OF\_DESCRIPTORs to 6 (default in phase 2 FELIX) will result in 4 ToHost descriptors and FIFOs (descriptor 0..3) and a single FromHost descriptor / FIFO (descriptor 4).

Address	Name/Field	Bits	Type	Description
0x0000		DMA_DESC_0		
	END_ADDRESS START_ADDRESS	127:64 63:0	W W	End Address Start Address
0x0010		DMA_DESC_0a		
	PC_POINTER	127:64	W	server Read Pointer
	WRAP_AROUND	12	W	Wrap around
	READ_WRITE	11	R	1: FromHost/ 0: ToHost
	NUM_WORDS	10:0	W	Number of 32 bit words
...				
0x0200		DMA_DESC_STATUS_0		
	EVEN_PC EVEN_DMA	66 65	R R	Even address cycle server Even address cycle DMA

	DESC_DONE CURRENT_ADDRESS	64 63:0	R R	Descriptor Done Current Address
		...		
0x0400	DMA_DESC_ENABLE	7:0	W	Enable descriptors 7:0. One bit per descriptor. Cleared when Descriptor is handled.

**Table 2:** DMA descriptors types.

Every descriptor has a set of registers, with the following specific functions:

- DMA\_DESC: the register containing the start (*start\_address*) and the end (*end\_address*) memory addresses of a DMA transfer; both handled by the server (software API).
- DMA\_DESC\_a: integrates the information above by adding (i) the status of the read pointer on the server side (*pc\_pointer*), (ii) the wrap around functionality enabling (*wrap\_around*, see Section 3.2 below), (iii) the FromHost ("1") and ToHost ("0") transfer direction bit (*read\_write*), and (iv) the number of 32 bits words to be transferred (*num\_words*)
- DMA\_DESC\_STATUS: status of a specific descriptor including (i) wrap around information bits (*even\_pc* and *even\_dma*), (ii) completion bit (*desc\_done*), (iii) DMA pointer current address (*current\_address*)
- DMA\_DESC\_ENABLE: the descriptors enable register (*dma\_desc\_enable*), one bit per descriptor

### 3.2 Endless DMA with a circular buffer and wrap around

In *single shot* transfer, the DMA ToHost process continues sending data TLPs (Transaction Layer Packets) until the end address (*end\_address*) is reached. The server can check the status of a certain DMA transaction by looking at the *desc\_done* flag and the *current\_address*. Another possible operation mode is the so-called *endless DMA*: the DMA continues its action and starts over (wrap-around) at start address (*start\_address*) whenever the end address (*end\_address*) is reached. The second mode is enabled by asserting the wrap-around (*wrap\_around*) bit. In this mode the server has to provide another address named server pointer (*PC\_read\_pointer*): indicating where it has last read out the memory. After wrapping around the DMA core will transfer To Host memory until the *PC\_read\_pointer* is reached. The server read pointer should be updated more often than the wrap-around time of the DMA, however it should not be read too often as that would take up all the bandwidth, limiting the speed of the DMA transfer in progress. A typical rule of thumb to determine what "too often" means is that software should not update the pointer every clock cycle, but rather after processing a block of a few kB of data.

In order to determine whether Wupper is processing an address behind or in front of the server, Wupper keeps track of the number of wrap around occurrences. In the DMA status registers the *even\_cycle* bits displays the status of the wrap-around cycle. In every even cycle (starting from 0), the bits are 0, and every wrap around the status bits will toggle. The *even\_pc* bit flags a *PC\_read\_pointer* wrap-around, the *even\_dma* a Wupper wrap-around. By looking at the wrap-around flags the server can also keep track of its own wrap-arounds. Note that while in the *endless DMA* mode (*wrap\_around* bit set), the *PC\_read\_pointer* has to be maintained by the server (software API) and kept

within the start and end address range for Wupper to function correctly. Figure 2 below shows a diagram of the two pointers racing each other, and the different scenarios in which they can be found with respect to each other.





Figure 2: Endless DMA buffer and pointers representation diagram in ToHost mode.

Looking at Figure 2 above, the following scenarios can be described:

- A : start condition, both the server and the DMA have not started their operation.
- B : normal condition, the PC\_read\_pointer stays behind the DMA's current\_address
- C : normal condition, the DMA's current\_address has wrapped around and has to stay behind the PC\_read\_pointer
- D : the server is reading too slow, the DMA is stalled because the server read pointer is not advancing fast enough, the DMA current\_address has to stay behind.

If the DMA descriptor is set to FromHost, the comparison of the even bits is inverted, as the server has to fill the buffer before it is processed in the same cycle. In this mode the *pc\_read\_pointer* is also maintained by the software API, however it is indicating the address up to where the server has filled the memory. In the first cycle the DMA has to stay behind the read pointer, when the server has wrapped around, the DMA can process memory up to *end\_address* until it also wraps around.



**Figure 3:** Endless DMA buffer and pointers representation diagram in FromHost mode.

Looking at Figure 3 above, the following scenarios can be described:

- **A :** start condition, both the server and the DMA have not started their operation.
- **B :** normal condition, the DMA's *current\_address* stays behind the *PC\_read\_pointer*
- **C :** normal condition, the *PC\_read\_pointer* has wrapped around and has to stay behind the DMA's *current\_address*
- **D :** the server is writing too slow, the DMA is stalled because the server read pointer is not advancing fast enough, the DMA *current\_address* has to stay behind.

### 3.3 Trickle descriptor

The trickle descriptor is a special FromHost descriptor which is implemented at *NUMBER\_OF\_DESCRIPTOR*. This descriptor works exactly as the other FromHost descriptor if *WRAP\_AROUND* is '0' (single shot DMA), but with *WRAP\_AROUND* set to '1', it ignores the *PC\_POINTER* so the throughput is not throttled by the software. Instead the throughput is limited by the target E-Link as defined in the contents of the *cmem\_rcc* buffer containing the trickle commands. If all the data in that buffer is targeted to one 80 Mb/s E-Link the DMA throughput is also limited to 80 Mb/s automatically. Wupper will keep playing back the trickle memory in the host PC until the *DMA\_DESC\_ENABLE* bit is cleared by the software.

To gracefully disable the trickle descriptor, letting Wupper complete the complete range of the memory, the WRAP\_AROUND bit can first be cleared, and then the DMA\_DESC\_ENABLE bit will clear automatically when the transfer has completed.

### 3.4 Interrupt controller

Wupper is equipped with an interrupt controller supporting the MSI-X (Message Signaled Interrupt eXtended) as described in “Chapter 17: Interrupt Support” page 812 and onwards of [9]. In particular the chapter and tables in “MSI-X Capability Structure”.

The MSI-X Interrupt table contains eight interrupts; this number can be extended by a generic parameter in the firmware. All interrupts are mapped to the data\_available interrupt of the corresponding ToHost descriptor, formerly known as interrupt number 2 in phase1 (rm-4.x) firmware. All the other interrupt sources have been removed since multiple ToHost descriptors were introduced in rm-5.x. The interrupts are detailed in Table 3.

**Table 3:** PCIe interrupts.

Interrupt	Name	Description
0	ToHost 0 Available	Fired when data becomes available in the ToHost FIFO 0 (falling edge of ToHostFifoProgEmpty)
1	ToHost 1 Available	Fired when data becomes available in the ToHost FIFO 1 (falling edge of ToHostFifoProgEmpty)
1	ToHost 2 Available	Fired when data becomes available in the ToHost FIFO 2 (falling edge of ToHostFifoProgEmpty)
3	ToHost 3 Available	Fired when data becomes available in the ToHost FIFO 3 (falling edge of ToHostFifoProgEmpty)
4	ToHost 4 Available	Fired when data becomes available in the ToHost FIFO 4
5	crDownXoff	ToHost combined full flags (CR xoff)
6	BUSY change	Fired when the busy LEMO signal changes
7	ToHost Full	Fired when the ToHost FIFO becomes full

All Interrupts are fired when enough data has arrived in the ToHost fifo to fill at least one TLP of data. Once an interrupt has fired, it will not produce an additional interrupt until any write occurs to a register in BAR0. The idea is that this write occurs when the SW\_POINTER has been updated by the software.

All the interrupts can also be fired from the register INT\_TEST, by setting the bitfield IRQ to the desired interrupt number. This write action will fire a single interrupt.

## 4 Xilinx PCIe EndPoint Core

Wupper was built around the interface of the Virtex-7 FPGA Gen3 Integrated Block for PCI Express v4.3 [5], and was later ported to other Xilinx PCIe hard blocks:

- Virtex-7 FPGA Gen3 Integrated Block for PCI Express [5]. Wupper was tested on Virtex7 with the VC709 (FLX709) board and the HTG710 (FLX710) boards using the XC7VX690T FPGA. (PCIe Gen3x8)
- UltraScale Devices Gen3 Integrated Block for PCI Express [6]. Wupper was tested with the BNL711 (FLX711) and BNL712 (FLX712) boards, using the KU115 FPGA. (2x PCIe Gen3x8 with a PCIe x16 switch)
- UltraScale+ Devices Integrated Block for PCI Express [7]. Wupper was tested with the VCU128-es1 (FLX128) (VU37P FPGA), the XUPP3R (VU9P FPGA) (FLX800) and the BNL801 board (FLX801) (VU9P FPGA) 2x PCIe Gen4x8 bifurcated.<sup>2</sup>
- Versal ACAP Integrated Block for PCI Express [8]. Wupper was tested on the VMK180 board (VM1802 ACAP), PCIe Gen4x8

This core is using a PCIe hard block in the Virtex-7 FPGA. The hard block is equipped with an AXI4-Stream interface.

### 4.1 Xilinx AXI4-Stream interface

The interface has the advantage that it has two separate bidirectional AXI4-Stream interfaces. The two interfaces are the requester interface, with which the FPGA issues the requests and the PC replies, and the completer interface where the PC takes initiative.

bus	Description	Direction
axis_rq	Requester reQuest. This interface is used for DMA, the FPGA takes the initiative to write to this AXI4-Stream interface and the PC has to answer.	FPGA → PC
axis_rc	Requester Completer. This interface is used for DMA reads (from PC memory to FPGA), this interface also receives a reply message from the PC after a DMA write.	PC → FPGA
axis_cq	Completer reQuest. This interface is used to write the DMA descriptors as well as some other registers.	PC → FPGA
axis_cc	Completer Completer. This interface is used as a reply interface for register reads, as well as a reply header for a register write.	FPGA → PC

Table 5: AXI4-Stream streams.


### 4.2 Configuration of the core

The Xilinx PCIe EndPoint core is configured as a PCI express Gen3 (8.0GT/s) End Point with 8 lanes and the Physical Function (PF0) max payload size is set to 1024 bytes. AXI-ST Frame Straddle is disabled and the client tag is enabled. All other options are set to


---

<sup>2</sup>For the VU9P FPGA, PCIe Gen4 is not officially supported, but it was demonstrated to work. It can be enabled only on Vivado 2018.1 using a tcl command or by editing the .xci file


default, the reference clock frequency is 100MHz and the only option for the AXI4-Stream interface is 256 bit at 250MHz, see Figures 4 to 14.



**Figure 4:** PCIe core configuration in Vivado [Basic].




**Figure 5:** PCIe core configuration in Vivado [Capabilities].




**Figure 6:** PCIe core configuration in Vivado [PF0 IDs].



**Figure 7:** PCIe core configuration in Vivado [PF0 BAR].



**Figure 8:** PCIe core configuration in Vivado [Legacy/MSI Cap].



**Figure 9:** PCIe core configuration in Vivado [MSIx].

# Wupper - a PCIe DMA Engine for FELIX




Figure 10: PCIe core configuration in Vivado [Power Management].




Figure 11: PCIe core configuration in Vivado [Extd. Capabilities 1].

## Wupper - a PCIe DMA Engine for FELIX




Figure 12: PCIe core configuration in Vivado [Extd. Capabilities 2].





Figure 13: PCIe core configuration in Vivado [Shared LogicMSIx].



**Figure 14:** PCIe core configuration in Vivado [Core Interface Parameters].

## 5 Obtaining and building Wupper

Wupper was written in VHDL, however a number of files are processed with the registers defined in `registers-x.x.yaml` using WupperCodeGen [15]. WupperCodeGen is a Jinja2 based templating engine which generates a template file (for instance `dma_control.vhd.template`) into the generated source file. The WupperCodeGen software is used to generate the VHDL source, the C/CPP headers as well as the register-map documentation in this document, see 6

directory	contents
firmware/constraints	Contains the XDC files with Vivado constraints including Chipscope ILA definitions.
firmware/output	Empty placeholder where bit files will be generated
firmware/Projects	Empty placeholder where the Vivado projects will be generated
firmware/scripts/FELIX_top	This directory contains scripts to create the vivado project and to run synthesis and implementation, see later this chapter.
firmware/scripts/filesets	This directory contains scripts to define sets of VHDL file for a certain firmware functional block. For instance <code>wupper_fileset.tcl</code> contains all the necessary VHDL, XCI, XDC and BD files to generate Wupper for all hardware platforms.
firmware/scripts/helper	Contains a set of scripts that can be sourced from the scripts in simulation and scripts/FELIX_top in order to easily create projects for the different tools (Vivado, Questasim, Sigasi) and to start an implementation, set the necessary generics, create reports and a bitfile for the required FPGA.
firmware/simulation/Wupper	Contains a testbench ( <code>wupper_tb.vhd</code> ) and a PCIe endpoint functional model ( <code>pcie_ep_sim_model.vhd</code> ), both using the UVVM library. These simulation files can be used together with the other Wupper sources to demonstrate multi descriptor DMA transfers and Register reads / writes.
firmware/sources/pcie	This directory contains the source files of Wupper that are not generated using WupperCodeGen.
firmware/sources/templates	This directory contains the yaml definition of the register map, the <code>.vhd.template</code> files and the generated <code>.vhd</code> files.
firmware/sources/ip_cores	Contains a Vivado <code>.xci</code> file for the PCIe ip cores

Table 7: Directories in the repository.

Please note that if changes to any of the core are made, a manual copy of the relevant `.xci` file in `firmware/Projects/felix_top/felix_top.srcs/sources_1/ip` should be made to the relevant folder in `/firmware/sources/ip_cores`.

## 5.1 Create the Vivado Project

The vivado project is not supplied in the GIT tree, instead a .tcl script is provided to generate the project. To create the project, open Vivado without a project, then open the TCL console and run the following commands.

**Listing 1:** Create Vivado Project.

```
cd felix/firmware/scripts/FELIX_top/  
source ./FLX712_import_vivado.tcl
```

FLX712 can be replaced with any of the other supported hardware platforms. A project should now be created in *firmware/Projects/*. **beware that this script will overwrite and recreate the project if it exists already.**

## 5.2 Running synthesis and implementation

When the project has been created, you can simply press the buttons to run synthesis and implementation of the design, but a tcl script has been created to run these steps automatically. Additionally the script will create the bitfile in the *firmware/output* directory, as well as an .mcs file and an .ltx file, containing the ChipScope ILA probes. All those 3 files have a timestamp in their filename so any previous synthesis output will be maintained. The script can simply be executed if the project is open.

**Listing 2:** start synthesis / implementation.

```
cd felix/firmware/scripts/FELIX_top/  
source ./do_implementation_BNL712.tcl
```

## 6 Simulation

The directory *firmware/simulation/Wupper* contains all necessary testbenches (*wupper\_tb.vhd*, *pcie\_ep\_sim\_model.vhd*) to run the simulation in Mentor Graphics Modelsim or Questasim [12].

The directory *simulation/UVVMExample* contains a file *modelsim.ini* with some standard information, there is also a script "ci.sh" which will execute the UVVM based simulation. It assumes that questasim 2019.1 is installed, the Xilinx libraries are compiled in *simulation/xilinx\_lib* and the UVVM library is compiled in *simulation/UVVM*. The wupper simulation can be started by executing

**Listing 3:** Run the simulation.

```
cd FELIX/firmware/simulation/UVVMExample  
./ci.sh Wupper
```

By default the simulation starts in command line mode. If GUI mode is desired (e.g. to view waveforms), the ci.sh script can be edited, and the "-c" parameter from the vsim command can be removed.

## Appendix A FELIX register map, version 5.0

Starting from the offset address of BAR0, BAR1 and BAR2. BAR0 only contains registers associated with DMA.

		Bar0				DMA_DESC			
		DMA_DESC				DMA_DESC_0			
0x00000	0,1	END_ADDRESS START_ADDRESS				127:64	W	End Address Start Address	
0x00010	0,1	SW_POINTER		127:64	W	Pointer controlled by the software, indicating read or write status for circular DMA Wrap around 1: fromHost/ 0: toHost			
		WRAP_AROUND		12	W			0x0	
		FROMHOST		11	R			0x0	
		NUM_WORDS		10:0	W	Number of 32 bit words		0x0	
...									
0x00E00	0,1	END_ADDRESS START_ADDRESS				127:64	W	End Address Start Address	
0x00F00	0,1	SW_POINTER		127:64	W	Pointer controlled by the software, indicating read or write status for circular DMA Wrap around 1: fromHost/ 0: toHost			
		WRAP_AROUND		12	W			0x0	
		FROMHOST		11	R			0x0	
		NUM_WORDS		10:0	W	Number of 32 bit words		0x0	
...									
0x02000	0,1	DMA_DESC_STATUS				DMA_DESC_STATUS_0			
		EVEN_PC		66	R	Even address cycle PC		0x0	
		EVEN_DMA		65	R	Even address cycle DMA		0x0	
		DESC_DONE		64	R	Descriptor Done		0x0	
		FW_POINTER		63:0	R	Pointer controlled by the firmware, indicating where the DMA is busy reading or writing		0x0000000000000000	

DMA_DESC_STATUS_7			
0x0270	0,1	EVEN_PC	66 R Even address cycle PC
		EVEN_DMA	65 R Even address cycle DMA
		DESC_DONE	64 R Descriptor Done
		FW_POINTER	63:0 R Pointer controlled by the firmware, indicating where the DMA is busy reading or writing
0x0300	0,1	BAR0_VALUE	31:0 R Copy of BAR0 offset reg.
0x0310	0,1	BAR1_VALUE	31:0 R Copy of BAR1 offset reg.
0x0320	0,1	BAR2_VALUE	31:0 R Copy of BAR2 offset reg.
0x0400	0,1	DMA_DESC_ENABLE	7:0 W Enable descriptors 7:0. One bit per descriptor. Cleared when Descriptor is handled.
0x0420	0,1	DMA_RESET	any T Reset Wupper Core (DMA Controller FSMs)
0x0430	0,1	SOFT_RESET	any T Global Software Reset. Any write resets applications, e.g. the Central Router.
0x0440	0,1	REGISTER_RESET	any T Resets the register map to default values. Any write triggers this reset.
FROMHOST_FULL_THRESH			
0x0450	0,1	THRESHOLD_ASSERT	22:16 W Assert value of the FromHost programmable full flag
		THRESHOLD_NEGATE	6:0 W Negate value of the FromHost programmable full flag
TOHOST_FULL_THRESH			
0x0460	0,1	THRESHOLD_ASSERT	27:16 W Assert value of the ToHost programmable full flag
		THRESHOLD_NEGATE	11:0 W Negate value of the ToHost programmable full flag
0x0470	0,1	BUSY_THRESHOLD_ASSERT	63:0 W Tohost or Fromhost busy will be asserted in circular DMA mode when the server PC buffer gets full (space below ASSERT threshold)..
0x0480	0,1	BUSY_THRESHOLD_NEGATE	63:0 W Tohost or Fromhost busy will be negated in circular DMA mode when the server PC buffer gets less full (space above NEGATE threshold).
0x0490	0,1	BUSY_STATUS	0 R A tohost descriptor passed BUSY_THRESHOLD_ASSERT, busy flag set
0x04A0	0,1	PC_PTR_GAP	63:0 W This is the minimum value that the pc_pointer in a descriptor has to decrease in order to flip the evencycle_pc bit
0x04B0	0,1	TOHOSTFIFO_EMPTY	3:0 R Empty flags of the ToHost FIFOs in Wupper
0x04C0	0,1	TOHOSTFIFO_PEMPTY	3:0 R Programmable empty flags of the ToHost FIFOs in Wupper
0x04D0	0,1	FROMHOSTFIFO_FULL	0 R Full flag of the FromHost FIFO in Wupper

0x04E0	0,1	FROMHOSTFIFO_PFULL		0	R	Programmable full flag of the FromHost FIFO in Wupper	0x0
--------	-----	--------------------	--	---	---	---	-----

Table 8: FELIX register map BAR0.

BAR1 stores registers associated with the Interrupt vector.

		Bar1				
		INT_VEC				
0x0000		0,1	INT_VEC_0			
			INT_CTRL	127:96	W	Interrupt Control
			INT_DATA	95:64	W	Interrupt Data
			INT_ADDRESS	64:0	W	Interrupt Address
			...			
			INT_VEC_15			
			INT_CTRL	127:96	W	Interrupt Control
			INT_DATA	95:64	W	Interrupt Data
			INT_ADDRESS	64:0	W	Interrupt Address
0x00F0		0,1	INT_TAB_ENABLE	7:0	W	Interrupt Table enable Selectively enable Interrupts
0x0100		0,1				0x00

Table 9: FELIX register map BAR1.

BAR2 stores registers for the control and monitor of HDL modules inside the FPGA other than Wupper. A portion of this register map's section is dedicated for control and monitor of devices outside the FPGA; as for example simple I2C devices.

Generic Board Information						
Bar2						
0x0000	0,1	REG_MAP_VERSION	15:0	R	Register Map Version, 5.0 formatted as 0x0500	0x0000
0x0010	0,1	BOARD_ID_TIMESTAMP	39:0	R	Board ID Date / Time in BCD format YYMMDDhhmm	0x0000000000
0x0030	0,1	GIT_COMMIT_TIME	39:0	R	Board ID GIT Commit time of current revision, Date / Time in BCD format YYMMDDhhmm	0x0000000000
0x0040	0,1	GIT_TAG	63:0	R	String containing the current GIT TAG	0x0000000000000000
0x0050	0,1	GIT_COMMIT_NUMBER	31:0	R	Number of GIT commits after current GIT_TAG	0x00000000
0x0060	0,1	GIT_HASH	31:0	R	Short GIT hash (32 bit)	0x00000000
0x0070	0,1	STATUS_LEDS	7:0	W	Board GPIO Leds	0xAB
0x0080	0,1	GENERIC_CONSTANTS				
		TRICKLE_DESCRIPTOR_INDEX	35:32	R	Index of the (first if more than one) Trickle descriptor	0x0
		FROMHOST_DESCRIPTOR_INDEX	31:28	R	Index of the (first if more than one) FromHost descriptor	0x0
		TRICKLE_DESCRIPTORS	27:24	R	Number of Trickle descriptors	0x0
		FROMHOST_DESCRIPTORS	23:20	R	Number of FromHost descriptors	0x0
		TOHOST_DESCRIPTORS	19:16	R	Number of ToHost descriptors	0x0
		INTERRUPTS	15:8	R	Number of Interrupts	0x0
		DESCRIPTORS	7:0	R	Number of Descriptors Tohost + FromHost excluding trickle descriptor	0x0
0x0090	0,1	NUM_OF_CHANNELS	7:0	R	Number of GBT or FULL mode Channels	0x0
0x00A0	0,1	CARD_TYPE	63:0	R	Card Type: - 709 (0x2c5): FLX709, VC709 - 710 (0x2c6): FLX710, HTG710 - 711 (0x2c7): FLX711, BNL711 - 712 (0x2c8): FLX712, BNL712 - 128 (0x080): FLX128, VCU128 - 180 (0x084): FLX180, VMK180 - 181 (0x085): FLX181, BNL181 - 182 (0x086): FLX182, BNL182	0x0000000000000000
0x00C0	0,1	GENERATE_GBT	0	R	1 when the GBT Wrapper is included in the design	0x0
0x00D0	0,1	OPTO_TRX_NUM	7:0	R	Number of optical transceivers in the design	0x0
0x00E0	0,1	GENERATE_TTC_EMU	1	R	1 when TTC emulator is generated	0x0

INCLUDE_EGROUPS																																																																																																																										
INCLUDE_EGROUP 0		INCLUDE_EGROUP 1																																																																																																																								
0x0100	0,1	<table border="1"> <thead> <tr> <th>TOHOST_32</th> <th>FROMHOST_02</th> <th>FROMHOST_04</th> <th>FROMHOST_08</th> <th>FROMHOST_HDLC</th> <th>TOHOST_02</th> <th>TOHOST_04</th> <th>TOHOST_08</th> <th>TOHOST_16</th> <th>TOHOST_HDLC</th> </tr> </thead> <tbody> <tr> <td>9</td><td>8</td><td>R</td><td>ToHost EPATH32 is included in this EGROUP</td><td></td><td>9</td><td>8</td><td>R</td><td>ToHost EPATH02 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>7</td><td>7</td><td>R</td><td>FromHost EPATH02 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>6</td><td>6</td><td>R</td><td>FromHost EPATH04 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>5</td><td>5</td><td>R</td><td>FromHost EPATH08 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>4</td><td>4</td><td>R</td><td>FromHost HDLC is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>3</td><td>3</td><td>R</td><td>ToHost EPATH02 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>2</td><td>2</td><td>R</td><td>ToHost EPATH04 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>1</td><td>1</td><td>R</td><td>ToHost EPATH08 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>R</td><td>ToHost EPATH16 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ToHost HDLC is included in this EGROUP</td><td></td></tr> </tbody> </table>	TOHOST_32	FROMHOST_02	FROMHOST_04	FROMHOST_08	FROMHOST_HDLC	TOHOST_02	TOHOST_04	TOHOST_08	TOHOST_16	TOHOST_HDLC	9	8	R	ToHost EPATH32 is included in this EGROUP		9	8	R	ToHost EPATH02 is included in this EGROUP																	7	7	R	FromHost EPATH02 is included in this EGROUP							6	6	R	FromHost EPATH04 is included in this EGROUP							5	5	R	FromHost EPATH08 is included in this EGROUP							4	4	R	FromHost HDLC is included in this EGROUP							3	3	R	ToHost EPATH02 is included in this EGROUP							2	2	R	ToHost EPATH04 is included in this EGROUP							1	1	R	ToHost EPATH08 is included in this EGROUP							0	0	R	ToHost EPATH16 is included in this EGROUP										ToHost HDLC is included in this EGROUP	
TOHOST_32	FROMHOST_02	FROMHOST_04	FROMHOST_08	FROMHOST_HDLC	TOHOST_02	TOHOST_04	TOHOST_08	TOHOST_16	TOHOST_HDLC																																																																																																																	
9	8	R	ToHost EPATH32 is included in this EGROUP		9	8	R	ToHost EPATH02 is included in this EGROUP																																																																																																																		
					7	7	R	FromHost EPATH02 is included in this EGROUP																																																																																																																		
					6	6	R	FromHost EPATH04 is included in this EGROUP																																																																																																																		
					5	5	R	FromHost EPATH08 is included in this EGROUP																																																																																																																		
					4	4	R	FromHost HDLC is included in this EGROUP																																																																																																																		
					3	3	R	ToHost EPATH02 is included in this EGROUP																																																																																																																		
					2	2	R	ToHost EPATH04 is included in this EGROUP																																																																																																																		
					1	1	R	ToHost EPATH08 is included in this EGROUP																																																																																																																		
					0	0	R	ToHost EPATH16 is included in this EGROUP																																																																																																																		
								ToHost HDLC is included in this EGROUP																																																																																																																		
0x0160	0,1	<table border="1"> <thead> <tr> <th>TOHOST_32</th> <th>FROMHOST_02</th> <th>FROMHOST_04</th> <th>FROMHOST_08</th> <th>FROMHOST_HDLC</th> <th>TOHOST_02</th> <th>TOHOST_04</th> <th>TOHOST_08</th> <th>TOHOST_16</th> <th>TOHOST_HDLC</th> </tr> </thead> <tbody> <tr> <td>9</td><td>8</td><td>R</td><td>ToHost EPATH32 is included in this EGROUP</td><td></td><td>9</td><td>8</td><td>R</td><td>ToHost EPATH02 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>7</td><td>7</td><td>R</td><td>FromHost EPATH02 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>6</td><td>6</td><td>R</td><td>FromHost EPATH04 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>5</td><td>5</td><td>R</td><td>FromHost EPATH08 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>4</td><td>4</td><td>R</td><td>FromHost HDLC is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>3</td><td>3</td><td>R</td><td>ToHost EPATH02 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>2</td><td>2</td><td>R</td><td>ToHost EPATH04 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>1</td><td>1</td><td>R</td><td>ToHost EPATH08 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>R</td><td>ToHost EPATH16 is included in this EGROUP</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ToHost HDLC is included in this EGROUP</td><td></td></tr> </tbody> </table>	TOHOST_32	FROMHOST_02	FROMHOST_04	FROMHOST_08	FROMHOST_HDLC	TOHOST_02	TOHOST_04	TOHOST_08	TOHOST_16	TOHOST_HDLC	9	8	R	ToHost EPATH32 is included in this EGROUP		9	8	R	ToHost EPATH02 is included in this EGROUP																	7	7	R	FromHost EPATH02 is included in this EGROUP							6	6	R	FromHost EPATH04 is included in this EGROUP							5	5	R	FromHost EPATH08 is included in this EGROUP							4	4	R	FromHost HDLC is included in this EGROUP							3	3	R	ToHost EPATH02 is included in this EGROUP							2	2	R	ToHost EPATH04 is included in this EGROUP							1	1	R	ToHost EPATH08 is included in this EGROUP							0	0	R	ToHost EPATH16 is included in this EGROUP										ToHost HDLC is included in this EGROUP	
TOHOST_32	FROMHOST_02	FROMHOST_04	FROMHOST_08	FROMHOST_HDLC	TOHOST_02	TOHOST_04	TOHOST_08	TOHOST_16	TOHOST_HDLC																																																																																																																	
9	8	R	ToHost EPATH32 is included in this EGROUP		9	8	R	ToHost EPATH02 is included in this EGROUP																																																																																																																		
					7	7	R	FromHost EPATH02 is included in this EGROUP																																																																																																																		
					6	6	R	FromHost EPATH04 is included in this EGROUP																																																																																																																		
					5	5	R	FromHost EPATH08 is included in this EGROUP																																																																																																																		
					4	4	R	FromHost HDLC is included in this EGROUP																																																																																																																		
					3	3	R	ToHost EPATH02 is included in this EGROUP																																																																																																																		
					2	2	R	ToHost EPATH04 is included in this EGROUP																																																																																																																		
					1	1	R	ToHost EPATH08 is included in this EGROUP																																																																																																																		
					0	0	R	ToHost EPATH16 is included in this EGROUP																																																																																																																		
								ToHost HDLC is included in this EGROUP																																																																																																																		
0x0170	0,1	<table border="1"> <thead> <tr> <th>WIDE_MODE</th> </tr> </thead> <tbody> <tr> <td>0</td><td>R</td><td>GBT is configured in Wide mode</td></tr> </tbody> </table>	WIDE_MODE	0	R	GBT is configured in Wide mode																																																																																																																				
WIDE_MODE																																																																																																																										
0	R	GBT is configured in Wide mode																																																																																																																								

0x0190	0,1	FIRMWARE_MODE	4:0	R	GBT mode 0: GBT mode 1: FULL-GBT 2: LTDB mode (GBT mode with only IC and TTC links) 3: FE4 mode 4: ITK Pixel 5: ITK Strip 6: FELIG GBT 7: FULL mode emulator 8: FELIX_MROD mode 9: IgGBT mode 10: 25G Interlaken 11: FELIG LPGBT 12: HGTD_LUMI 13: BCMPRIME 14: FELIG_PIXEL	0x0
		GTREFCLK_SOURCE	1:0	R	0: Transceiver reference Clock source from Si5345 1: Transceiver reference Clock source from Si5324 2: Transceiver Reference Clock from internal BUFG (GREFCLK)	0x0
		XOFF_INCLUDED	2	R	xoff bits (usually full mode) can be generated by the FromHost Central Router	0x0
		DIRECT_MODE INCLUDED	1	R	Indicates that the Direct mode functionality was built in the Central Router	0x0
		FROM_HOST_INCLUDED	0	R	Indicates that the From Host path of the Central router was included in the design	0x0
		BLOCKSIZE	15:0	R	Number of bytes in a block	0x0000
		PCIE_ENDPOINT	0	R	Indicator of the PCIe endpoint on BNLT1x cards with two endpoints. 0 or 1	0x0
		CHUNK_TRAILER_32B	0	R	Indicator that the chunk trailer is in the new 32-bit format	0x0
		NUMBER_OF_PCIE_ENDPOINTS	1:0	R	Number of PCIe endpoints on the card. The BNLT1x cards have 2 endpoints	0x0
		AXI_STREAMS_TOHOST				
		IC_INDEX	23:16	R	The Axis ID (EPath-ID) of the ToHost IC E-Link	0x00
		EC_INDEX	15:8	R	The Axis ID (EPath-ID) of the ToHost EC E-Link	0x00
		NUMBER_OF_STREAMS	7:0	R	Total number of AXIs IDs (EPath-IDs) per physical link ToHost	0x00
		AXI_STREAMS_FROMHOST				
		IC_INDEX	23:16	R	The Axis ID (EPath-ID) of the FromHost IC E-Link	0x00
		EC_INDEX	15:8	R	The Axis ID (EPath-ID) of the FromHost EC E-Link	0x00
		NUMBER_OF_STREAMS	7:0	R	Total number of AXIs IDs (EPath-IDs) per physical link FromHost	0x00

0x0220	0,1	FROMHOST_DATA_FORMAT		1:0	R	0: The data format is as it was in phase1, supporting only multiples of 2 bytes 1: FromHost header uses a 5-bit length field as described in FLX-1355 2: FromHost header is 32-bit and the packet length is 256-bit (32 bytes) including the header FLX-1601 3: FromHost header is 32-bit and the packet length is 512-bit (32 bytes) including the header FLX-1601	0x0
0x0230	0,1	FULLMODE_HALFRATE		0	R	If set to 1 the FULL mode firmware is running at 4.8Gb instead of the default 9.6Gb	0x0
0x0240	0,1	SUPPORT_HDLC_DELAY		0	R	The HDLC encoders can offload a 1us delay as described in FLX-1826	0x0
<b>CR To Host Controls And Monitors</b>							
0x0800	0,1	TIMEOUT_CTRL					
		ENABLE TIMEOUT		32	W	1 enables the timeout trailer generation for ToHost mode Number of 40 MHz clock cycles after which a timeout occurs.	0x1 0xFFFFFFF
0x0810	0,1	MAX_TIMEOUT		31:0	R	Maximum allowed timeout value	0x00000000
0x0820	0,1	CRTOHOST_FIFO_STATUS		any	T	Any write to this register clears the latched FULL flags	0x0
		CLEAR		47:24	R	Every bit represents the full flag of a channel FIFO	0x00000000
		FULL		23:0	R	like FULL but a latched state, clear by writing to this register	0x00000000
0x0830	0,1	CRTOHOST_DMA_DESCRIPTOR_1		any	T	Any write to this register assigns the DMA ID to the AXIS_ID set in CRTOHOST_DMA_DESCRIPTOR_2.AXIS_ID	0x0
		WR_EN		2:0	W	Target descriptor	0x0
0x0840	0,1	CRTOHOST_DMA_DESCRIPTOR_2		13:11	R	Read back the value of the descriptor assigned to AXIS_ID	0x0
		DESCR_READ		10:0	W	ID of the AXI stream (E-Path ID) to associate with CRTOHOST_DMA_DESCRIPTOR_1.DESCRIPTOR	0x0
		AXIS_ID					
0x0850	0,1	CRTOHOST_INSTANT_TIMEOUT_ENA_00		41:0	W	Enable instant timeout after the first data arrives in CRToHost.	0x000000000
						...	
0x09C0	0,1	CRTOHOST_INSTANT_TIMEOUT_ENA_23		41:0	W	Enable instant timeout after the first data arrives in CRToHost.	0x000000000
0x09D0	0,1	DISCARD_DATA_FOR_DESCR					

		FIFO_FULL	15:8	W	Discard data for a given DMA channel when Wupper FIFO is full, even if DMA is enabled	0x00
		DMA_DISABLED	7:0	W	Discard data for a given DMA channel when Wupper FIFO is full, and the descriptor is not enabled	0xFF
CR From Host Controls And Monitors						
0x1000	0,1				CRFROMHOST_FIFO_STATUS	
		CLEAR	any	T	Any write to this register clears the latched FULL flags	0x0
		FULL	47:24	R	Every bit represents the full flag of a channel FIFO	0x00000000
		FULL_LATCHED	23:0	R	like FULL but a latched state, clear by writing to this register	0x00000000
			BROADCAST	ENABLE_GEN		
0x1010	0,1	BROADCAST_ENABLE_00		41:0	W	Enable path to be included in a broadcast message.
						0x0000000000
0x1180	0,1	BROADCAST_ENABLE_23		41:0	W	Enable path to be included in a broadcast message.
0x1190	0,1	CRFROMHOST_RESET		any	T	Central Router FromHost Controls and Monitors
Decoding Controls And Monitors						
			PATH_HAS_STREAM_ID			
0x2000	0,1				LINK_00_HAS_STREAM_ID	
		EGROUP6	55:48	W	EPAUTH (Wide mode or IpGBT) is associated with a STREAM ID	0x00
		EGROUP5	47:40	W	EPAUTH (Wide mode or IpGBT) is associated with a STREAM ID	0x00
		EGROUP4	39:32	W	EPAUTH is associated with a STREAM ID	0x00
		EGROUP3	31:24	W	EPAUTH is associated with a STREAM ID	0x00
		EGROUP2	23:16	W	EPAUTH is associated with a STREAM ID	0x00
		EGROUP1	15:8	W	EPAUTH is associated with a STREAM ID	0x00
		EGROUP0	7:0	W	EPAUTH is associated with a STREAM ID, use only bit0 for FULL mode.	0x00
						...
0x2170	0,1				LINK_23_HAS_STREAM_ID	
		EGROUP6	55:48	W	EPAUTH (Wide mode or IpGBT) is associated with a STREAM ID	0x00
		EGROUP5	47:40	W	EPAUTH (Wide mode or IpGBT) is associated with a STREAM ID	0x00
		EGROUP4	39:32	W	EPAUTH is associated with a STREAM ID	0x00
		EGROUP3	31:24	W	EPAUTH is associated with a STREAM ID	0x00
		EGROUP2	23:16	W	EPAUTH is associated with a STREAM ID	0x00

		EGROUP1 EGROUP0	15:8 W	EPATH is associated with a STREAM ID	0x00
			7:0 W	EPATH is associated with a STREAM ID, use only bit0 for FULL mode.	0x00
<b>DECODING_LINK_STATUS_ARR</b>					
0x2180	0,1	DECODING_LINK_ALIGNED_00	57:0 R	Every bit corresponds to an E-link on one (lp)GBT or FULL-mode frame. For FULL mode only bit 0 is used	0x0000000000000000
			...		
0x22F0	0,1	DECODING_LINK_ALIGNED_23	57:0 R	Every bit corresponds to an E-link on one (lp)GBT or FULL-mode frame. For FULL mode only bit 0 is used	0x0000000000000000
			...		
<b>DECODING_EGROUP_CTRL_GEN</b>					
0x2300	0,1				
		<b>DECODING_LINK00_EGROUP0_CTRL</b>			
		ENABLE_TRUNCATION EPATH_ALMOST_FULL REVERSE_ELINKS PATH_ENCODING	59 W	Enable truncation mechanism in HDLC decoder for chunks > 12 bytes	0x0
			58:51 R	FIFO full indication	0x0
			50:43 W	enables bit reversing for the elink in the given epath	0x0
			42:11 W	Encoding for every EPATH, 4 bits per E-path	0x11111111
				0: direct mode 1: 8b10b mode 2: HDLC mode 3: TTC 4: ITk Strips 8b10b 5: ITk Pixel 6: Endeavour 7-15: reserved	
		EPATH_WIDTH EPATH_ENA	10:8 W	Width in bits of all EPATHS in an EGROUP 0:2, 1:4, 2:8, 3:16, 4:32	0x0
			7:0 W	Enable bits per EPATH	0x0
			...		
0x2360	0,1				
		<b>DECODING_LINK00_EGROUP6_CTRL</b>			
		ENABLE_TRUNCATION EPATH_ALMOST_FULL REVERSE_ELINKS	59 W	Enable truncation mechanism in HDLC decoder for chunks > 12 bytes	0x0
			58:51 R	FIFO full indication	0x0
			50:43 W	enables bit reversing for the elink in the given epath	0x0
			...		

PATH_ENCODING		42:11	W	Encoding for every EPATH, 4 bits per E-path 0: direct mode 1: 8b10b mode 2: HDLC mode 3: TTC 4: ITk Strips 8b10b 5: ITk Pixel 6: Endeavour 7-15: reserved		0x11111111	
EPATH_WIDTH		10:8	W	Width in bits of all EPATHS in an EGROUP 0:2, 1:4, 2:8, 3:16, 4:32	0x0		
EPATH_ENA		7:0	W	Enable bits per EPATH	0x00		
		...					
				DECODING_EGROUP			
0x27D0	0,1			DECODING_LINK11_EGROUP0_CTRL			
ENABLE_TRUNCATION		59	W	Enable truncation mechanism in HDLC decoder for chunks > 12 bytes	0x0		
EPATH_ALMOST_FULL		58:51	R	FIFO full indication	0x00		
REVERSE_ELINKS		50:43	W	enables bit reversing for the elink in the given epath	0x00		
PATH_ENCODING		42:11	W	Encoding for every EPATH, 4 bits per E-path 0: direct mode 1: 8b10b mode 2: HDLC mode 3: TTC 4: ITk Strips 8b10b 5: ITk Pixel 6: Endeavour 7-15: reserved	0x11111111		
EPATH_WIDTH		10:8	W	Width in bits of all EPATHS in an EGROUP 0:2, 1:4, 2:8, 3:16, 4:32	0x0		
EPATH_ENA		7:0	W	Enable bits per EPATH	0x00		
		...					
0x2830	0,1			DECODING_LINK11_EGROUP6_CTRL			
ENABLE_TRUNCATION		59	W	Enable truncation mechanism in HDLC decoder for chunks > 12 bytes	0x0		
EPATH_ALMOST_FULL		58:51	R	FIFO full indication	0x00		
REVERSE_ELINKS		50:43	W	enables bit reversing for the elink in the given epath	0x00		

PATH_ENCODING		42:11	W	Encoding for every EPATH, 4 bits per E-path 0: direct mode 1: 8b10b mode 2: HDLC mode 3: TTC 4: ITk Strips 8b10b 5: ITk Pixel 6: Endeavour 7-15: reserved	0x11111111		
EPATH_WIDTH		10:8	W	Width in bits of all EPATHS in an EGROUP 0:2, 1:4, 2:8, 3:16, 4:32	0x0		
EPATH_ENA		7:0	W	Enable bits per EPATH	0x00		
				MINI_EGROUP_TOHOST_GEN			
0x28340	0,1	ENABLE_AUX_TRUNCATION ENABLE_IC_TRUNCATION ENABLE_EC_TRUNCATION AUX_ALMOST_FULL AUX_BIT_SWAPPING AUX_ENABLE IC_ALMOST_FULL IC_BIT_SWAPPING IC_ENABLE EC_ALMOST_FULL EC_BIT_SWAPPING EC_ENCODING EC_ENABLE	15 14 13 12 11 10 9 8 7 6 5 4:1 0	W W W R W W R W W R W W W	Enable truncation mechanism in HDLC decoder for chunks > 12 bytes Enable truncation mechanism in HDLC decoder for chunks > 12 bytes Enable truncation mechanism in HDLC decoder for chunks > 12 bytes Indicator that the AUX path FIFO is almost full 0: two input bits of IC e-link are as documented, 1: two input bits are swapped Enables the AUX channel Indicator that the IC path FIFO is almost full 0: two input bits of EC e-link are as documented, 1: two input bits are swapped Enables the IC channel Indicator that the EC path FIFO is almost full 0: two input bits of EC e-link are as documented, 1: two input bits are swapped Configures encoding of the EC channel Enables the EC channel	0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x2 0x1	... MINI_EGROUP_TOHOST_23
0x29B0	0,1	ENABLE_AUX_TRUNCATION ENABLE_IC_TRUNCATION ENABLE_EC_TRUNCATION AUX_ALMOST_FULL AUX_BIT_SWAPPING	15 14 13 12 11	W W W R W	Enable truncation mechanism in HDLC decoder for chunks > 12 bytes Enable truncation mechanism in HDLC decoder for chunks > 12 bytes Enable truncation mechanism in HDLC decoder for chunks > 12 bytes Indicator that the AUX path FIFO is almost full 0: two input bits of IC e-link are as documented, 1: two input bits are swapped	0x0 0x0 0x0 0x0 0x1	



		EGROUP1 EGROUP0	7:4 R	7:4 R	Errors for Egroup1 Errors for Egroup0	0x0 0x0
...						
0x2C20	0,1	EGROUP6 EGROUP5 EGROUP4 EGROUP3 EGROUP2 EGROUP1 EGROUP0	27:24 R 23:20 R 19:16 R 15:12 R 11:8 R 7:4 R 3:0 R	27:24 R 23:20 R 19:16 R 15:12 R 11:8 R 7:4 R 3:0 R	Errors for Egroup6 Errors for Egroup5 Errors for Egroup4 Errors for Egroup3 Errors for Egroup2 Errors for Egroup1 Errors for Egroup0	0x0 0x0 0x0 0x0 0x0 0x0 0x0
LINK_23_ERRORS						
0x2C30	0,1	HEALTH_INTERFACE PACKET_LENGTH	12 11:0 W	12 11:0 W	Automatically detect the lane number in the interlaken descrambler Length of an interlaken metaframe	0x1 0x7E8
INTERLAKEN_CONTROL						
0x2C40	0,1	CLEAR_STATUS DECODER_ERROR_SYNC DESCRAMBLER_ERROR_BADSYNC DESCRAMBLER_ERROR_STATEISMATCH DESCRAMBLER_ERROR_NOSYNC BURST_CRC24_ERROR META_CRC32_ERROR HEALTH_LANE DESCRAMBLER_ALIGNED DECODER_ALIGNED	any T 8 R 7 R 6 R 5 R 4 R 3 R 2 R 1 R 0 R	INTERLAKEN_STATUS_GEN INTERLAKEN_LANE_00_STATUS any T 8 R 7 R 6 R 5 R 4 R 3 R 2 R 1 R 0 R	Decoding block Sticky error bit, clear with CLEAR_STATUS Sticky error bit, clear with CLEAR_STATUS Sticky error bit, clear with CLEAR_STATUS Decoding block Sticky error bit, clear with CLEAR_STATUS Sticky CRC error bit, clear with CLEAR_STATUS Sticky CRC error bit, clear with CLEAR_STATUS Health bit for this lane This channels descrambler is aligned This channels decoder is aligned	0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
...						
0x2CF0	0,1	CLEAR_STATUS	any T	INTERLAKEN_LANE_11_STATUS	Decoding block	0x0



0x2F70	0,1	DECODING_DISEGROUP	6:0	W	Disable egroups for debugging purposes	0x0
0x2F80	0,1	FULLMODE_32B_SOP	0	W	When set to 1, use 32-bit 0x0000003C as start of chunk, otherwise only 8-bit 0x3C (FULL mode only)	0x0
0x2F90	0,1	DECODING_HGTD_ALTIROC	0	W	Set to 1 to use HGTD Altiroc K characters in the 8b10b decoders (LPGBT firmware mode)	0x0
0x2FA0	0,1	DECODING_HGTD_LUMI_CONF				
		DEBUG_DATASOURCE	36	W	enable local data source for debugging	0x0
		RAW_MODE	35	W	enable RAW mode (just forwarding 6b8b data)	0x0
		LHC_TURNS	34:25	W	number of LHC turns to aggregate	0x64
		TRIG_LAT	24:16	W	trigger latency for per-event luminosity	0x00
		SYNC_WORD	15:0	W	sync word for luminosity stream	0x4778
		Encoding Controls And Monitors				
0x3000	0,1	ENCODING_REVERSE_10B	0	W	Reverse 10-bit word of elink data for 8b10b E-links. 1 MSB first, 0 LSB first	0x1
		ENCODING_EGROUP_CTRL_GEN				
		ENCODING_EGROUP				
0x3010	0,1	ENCODING_LINK00_EGROUP0_CTRL				
		ENABLE_DELAY	63	W	Enable inter-packet delay generation in HDLC encoder	0x0
		TTC_OPTION	62:59	W	Selects TTC bits sent to the E-link	0x0
		E PATH_ALMOST_FULL	58:51	R	Indicator that the E PATH FIFO is almost full	0x0
		REVERSE_ELINKS	50:43	W	enables bit reversing for the elink in the given epath	0x0
		E PATH_WIDTH	42:40	W	Width of the Elinks in the egroup 0: 2 bit 80 Mb/s 1: 4 bit 160 Mb/s 2: 8 bit 320 Mb/s	0x0
		PATH_ENCODING	39:8	W	Encoding for every E PATH, 4 bits per E Path 0: No encoding 1: 8b10b mode 2: HDLC mode 3: ITk Strip LCB 4: ITk Pixel 5: Endeavour 6: reserved 7: reserved greater than 7: TTC mode, see firmware Phase 2 specification doc	0x1111111
		E PATH_ENA	7:0	W	Enable bits per E PATH	0x00

		ENCODING_LINK00_EGROUP4_CTRL					
		ENCODING_LINK11_EGROUP0_CTRL					
		ENCODING_EGROUP					
0x3050	0,1	ENABLE_DELAY	63	W	Enable inter-packet delay generation in HDLC encoder	0x0	
		TTC_OPTION	62:59	W	Selects TTC bits sent to the E-link	0x0	
		EPAH_ALMOST_FULL	58:51	R	Indicator that the EPATH FIFO is almost full	0x0	
		REVERSE_ELINKS	50:43	W	enables bit reversing for the elink in the given epath	0x0	
		EPAH_WIDTH	42:40	W	Width of the Elinks in the egroup 0: 2 bit 80 Mb/s 1: 4 bit 160 Mb/s 2: 8 bit 320 Mb/s	0x0	
		PATH_ENCODING	39:8	W	Encoding for every EPATH, 4 bits per E-Path 0: No encoding 1: 8b10b mode 2: HDLC mode 3: ITk Strip LCB 4: ITk Pixel 5: Endeavour 6: reserved 7: reserved greater than 7: TTC mode, see firmware Phase 2 specification doc	0x11111111	
		EPAH_ENA	7:0	W	Enable bits per E-PATH	0x0	
0x3380	0,1	ENABLE_DELAY	63	W	Enable inter-packet delay generation in HDLC encoder	0x0	
		TTC_OPTION	62:59	W	Selects TTC bits sent to the E-link	0x0	
		EPAH_ALMOST_FULL	58:51	R	Indicator that the EPATH FIFO is almost full	0x0	
		REVERSE_ELINKS	50:43	W	enables bit reversing for the elink in the given epath	0x0	
		EPAH_WIDTH	42:40	W	Width of the Elinks in the egroup 0: 2 bit 80 Mb/s 1: 4 bit 160 Mb/s 2: 8 bit 320 Mb/s	0x0	





		TTC_SELECT0	0	W	TTC/FromHost select (if automatic merging is disabled)	0x0
...						
0x3590	0,1	PHASE_DELAY1 MANCHESTER_ENABLE1 AUTOMATIC_MERGE_DISABLE1 TTC_SELECT1 PHASE_DELAY0 MANCHESTER_ENABLE0 AUTOMATIC_MERGE_DISABLE0 TTC_SELECT0	11.9 8 7 6 5.3 2 1 0	W W W W W W W W	phase delay of output data, with 320 Bb/s e-link 8 phases per BC enable manchester encoding Disable automatic merging TTC/FromHost select (if automatic merging is disabled) phase delay of output data, with 320 Bb/s e-link 8 phases per BC enable manchester encoding Disable automatic merging TTC/FromHost select (if automatic merging is disabled)	0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
...						
0x38C0	0,1	PHASE_DELAY1 MANCHESTER_ENABLE1 AUTOMATIC_MERGE_DISABLE1 TTC_SELECT1 PHASE_DELAY0 MANCHESTER_ENABLE0 AUTOMATIC_MERGE_DISABLE0 TTC_SELECT0	11.9 8 7 6 5.3 2 1 0	W W W W W W W W	phase delay of output data, with 320 Bb/s e-link 8 phases per BC enable manchester encoding Disable automatic merging TTC/FromHost select (if automatic merging is disabled) phase delay of output data, with 320 Bb/s e-link 8 phases per BC enable manchester encoding Disable automatic merging TTC/FromHost select (if automatic merging is disabled)	0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
...						
0x3900	0,1	PHASE_DELAY1 MANCHESTER_ENABLE1 AUTOMATIC_MERGE_DISABLE1 TTC_SELECT1 PHASE_DELAY0 MANCHESTER_ENABLE0	11.9 8 7 6 5.3 2	W W W W W W	phase delay of output data, with 320 Bb/s e-link 8 phases per BC enable manchester encoding Disable automatic merging TTC/FromHost select (if automatic merging is disabled) phase delay of output data, with 320 Bb/s e-link 8 phases per BC enable manchester encoding	0x0 0x0 0x0 0x0 0x0 0x0

		AUTOMATIC_MERGE_DISABLE TTC_SELECT0	1 W	Disable automatic merging TTC/FromHost select (if automatic merging is disabled)	0x0 0x0
<b>YARR_DEBUG_ALLEGROUP_FROMHOST_GEN</b>					
0x3910	0,1	RD53A_AZ_EN CNT_TRIG_CMD ERR_GENCALTRIG_DLY REF_DLY_GENCALTRIG	48 47:16 15:8 7:0	W R R W	Auto zeroing module enable Number of issued triggers via cmd Number of mismatches between CNT_GENCALTRIG_DLY and REF_DLY_GENCALTRIG Reference distance between GenCal and First Trigger
0x3920	0,1	CNT_CMD REF_CMD	47:16 15:0	R W	YARR_DEBUG_ALLEGROUP_FROMHOST2_00 Number of issued commands Cmd type to be counted. See RD53 Manual for list of allowed commands
...					
0x3A70	0,1	RD53A_AZ_EN CNT_TRIG_CMD ERR_GENCALTRIG_DLY REF_DLY_GENCALTRIG	48 47:16 15:8 7:0	W R R W	YARR_DEBUG_ALLEGROUP_FROMHOST1_11 Auto zeroing module enable Number of issued triggers via cmd Number of mismatches between CNT_GENCALTRIG_DLY and REF_DLY_GENCALTRIG Reference distance between GenCal and First Trigger
0x3A80	0,1	CNT_CMD REF_CMD	47:16 15:0	R W	YARR_DEBUG_ALLEGROUP_FROMHOST2_11 Number of issued commands Cmd type to be counted. See RD53 Manual for list of allowed commands
0x3A90	0,1	YARR_FROMHOST_CALTRIGSEQ_WE	0	W	0x00000000 0x6666
0x3AA0	0,1	YARR_FROMHOST_CALTRIGSEQ_-_WRDATA	15:0	W	enable to store CalPulse+Trigger Sequence into memory CalPulse+Trigger Sequence to be stored in memory
0x3AB0	0,1	YARR_FROMHOST_CALTRIGSEQ_-_WRADDR	4:0	W	0x00000000 memory address to store CalPulse+Trigger Sequence
0x3AC0	0,1	ALTIROC3_IDLE USE_CAL SYNCLUMI	14 13 12	W W W	HGTD_ALTIROC_FASTCMD 0 for ALTIROC2 10101100, 1 for ALTIROC3 11110000 When set to 1, CAL will be sent on LIA, then after TRIG_DELAY BC clocks a TRIGGER. When 0, TRIGGER will be sent on LIA. Set to 1 to trigger a SYNCLUMI command, rising edge of this bit. Clear in software

		Frontend Emulator Controls And Monitors			
		FE_EMU_ENA			
0x4000	0, 1	GBRST TRIG_DELAY	11 W Set to 1 to trigger a GBRST command, rising edge of this bit. Clear in software 10:0 W Number of BC clocks between CAL and TRIGGER command if USE_CAL is set to 1	11 W Set to 1 to trigger a GBRST command, rising edge of this bit. Clear in software 0 W Enable GBT dummy emulator ToFrontEnd 0 W Enable GBT dummy emulator ToHost	0x0 0x05
0x4010	0, 1	WE WRADDR WRDATA	54:47 46:33 32:0 W write enable array, every bit is one emulator RAM block W write address bus W write data bus	54:47 46:33 32:0 W write enable array, every bit is one emulator RAM block W write address bus W write data bus	0x00 0x000 0x00000000
0x4020	0, 1	SEL DATA	35:33 32:0 W Select ramblock to read back R Read back ramblock at FE_EMU_CONFIG.WRADDR	35:33 32:0 W Select ramblock to read back R Read back ramblock at FE_EMU_CONFIG.WRADDR	0x0 0x00000000
0x4030	0, 1	LIA_TRIGGERED ENA IDLES CHUNK_LENGTH	33 32 31:16 15:0 W Send a chunk on every L1A, 0 use the IDLES to determine the rate W Enable logic based FrontEnd emulator, instead of RAM based. W Number of IDLE bytes between chunks. W Chunk length in bytes	33 32 31:16 15:0 W Send a chunk on every L1A, 0 use the IDLES to determine the rate W Enable logic based FrontEnd emulator, instead of RAM based. W Number of IDLE bytes between chunks. W Chunk length in bytes	0x0 0x0 0x0000 0x0000
0x4200	0, 1	DECODING_BCM_PRIME_L1A_CONTROLS_GEN DELAY WINDOW	9:5 4:0 W The data in fiber is delayed N clock cycles to match with TTC L1A W The L1A signal is extended to cover multiple BCID's	9:5 4:0 W The data in fiber is delayed N clock cycles to match with TTC L1A W The L1A signal is extended to cover multiple BCID's	0x5 0x5
					...

DECODING_BCM_PRIME_LINK_23_L1A					
0x4370	0, 1	DELAY WINDOW	9:5 4:0	W W	The data in fiber is delayed N clock cycles to match with TTC L1A The L1A signal is extended to cover multiple BCID's
0x4380	0, 1	DECODING_BCM_PRIME_ONLY_L1A	0	W	If enabled, the BCM_PRIME firmware will only readout data when an L1A is sent.
0x4390	0, 1	DECODING_BCM_PRIME_EMU_BCID	0	W	If enabled, the BCM_PRIME firmware will use internally generated BCIDs instead of the TTC one.
0x43A0	0, 1	DECODING_BCM_PRIME_PUBLISH_ZEROS	0	W	If enabled, the BCM_PRIME firmware publish empty data-events if they are matched with L1A
Link Wrapper Controls					
0x5000	0	LINK_FULLMODE_LT1	23:0	W	Set to 1 to enable L1I format TTC distribution (8b10b at 9.6Gb) in the FULLMODE flavour, one bit per channel. Set to 0 for 4.8Gb GBT distribution
0x5400	0	GBT_CHANNEL_DISABLE	47:0	W	Disable selected lpGBT, GBT or FULL mode channel
0x5410	0	GBT_GENERAL_CTRL	63:0	W	Alignment chk reset (not self clearing)
0x5420	0	GBT_MODE_CTRL	2	W	RX_ALIGN_TB_SW
		RX_ALIGN_SW	1	W	RX_ALIGN_SW
		DESMUX_USE_SW	0	W	DESMUX_USE_SW
0x5480	0	GBT_RXSLIDE_SELECT	47:0	W	RxSlide select [47:0]
0x5490	0	GBT_RXSLIDE_MANUAL	47:0	W	RxSlide select [47:0]
0x54A0	0	GBT_TXUSR RDY	47:0	W	TxUsRdy [47:0]
0x54B0	0	GBT_RXUSR RDY	47:0	W	RxUsRdy [47:0]
0x54C0	0	GBT_SOFT_RESET	47:0	W	SOFT_RESET [47:0]
0x54D0	0	GBT_GTTX_RESET	47:0	W	GT TX_RESET [47:0]
0x54E0	0	GBT_GTRX_RESET	47:0	W	GTRX_RESET [47:0]
0x54F0	0	GBT_PLL_RESET	59:48	W	QPLL_RESET [11:0]
		CPLL_RESET	47:0	W	CPLL_RESET [47:0]

0x5500		0	GBT_SOFT_TX_RESET			
		RESET_ALL	59:48	W	soft_tx_RESET_ALL [11:0]	0x000
		RESET_GT	47:0	W	soft_tx_RESET_GT [47:0]	0x000000000000
0x5510		0	GBT_SOFT_RX_RESET			
		RESET_ALL	59:48	W	soft_tx_RESET_ALL [11:0]	0x000
		RESET_GT	47:0	W	soft_tx_RESET_GT [47:0]	0x000000000000
0x5520	0	GBT_ODD EVEN	47:0	W	OddEven [47:0]	0x000000000000
0x5530	0	GBT_TOPBOT	47:0	W	TopBot [47:0]	0x000000000000
0x5540	0	GBT_TC_DLY_VALUE1	47:0	W	TX_TC_DLY_VALUE [47:0]	0x333333333333
0x5550	0	GBT_TC_DLY_VALUE2	47:0	W	TX_TC_DLY_VALUE [95:48]	0x333333333333
0x5560	0	GBT_TC_DLY_VALUE3	47:0	W	TX_TC_DLY_VALUE [143:96]	0x333333333333
0x5570	0	GBT_TC_DLY_VALUE4	47:0	W	TX_TC_DLY_VALUE [191:144]	0x333333333333
0x5580	0	GBT_DATA_TXFORMAT1	47:0	W	DATA_TXFORMAT [47:0]	0x000000000000
0x5590	0	GBT_DATA_TXFORMAT2	47:0	W	DATA_TXFORMAT [95:48]	0x000000000000
0x55A0	0	GBT_DATA_RXFORMAT1	47:0	W	DATA_RXFORMAT [47:0]	0x000000000000
0x55B0	0	GBT_DATA_RXFORMAT2	47:0	W	DATA_RXFORMAT [95:0]	0x000000000000
0x55C0	0	GBT_TX_RESET	47:0	W	TX Logic reset [47:0]	0x000000000000
0x55D0	0	GBT_RX_RESET	47:0	W	RX Logic reset [47:0]	0x000000000000
0x55E0	0	GBT_TC_METHOD	47:0	W	TX time domain crossing method [47:0]	0x000000000000
0x55F0	0	GBT_OUTMUX_SEL	47:0	W	Desrambler output MUX selection [47:0]	0x000000000000
0x5600	0	GBT_TC_EDGE	47:0	W	Sampling edge selection for TX domain crossing [47:0]	0x000000000000
0x5610	0	GBT_TXPOLARITY	47:0	W	0: default polarity 1: reversed polarity for transmitter of GTH channels	0x000000000000
0x5620	0	GBT_RXPOLARITY	47:0	W	0: default polarity 1: reversed polarity for the receiver of the GTH channels	0x000000000000

0x5630	0	GTH_LOOPBACK_CONTROL	2:0	W	Controls loopback for loopback: read UG476 for the details. NOTE: the TXBUFFER is disabled, near end PCS loopback is not supported. 000: Normal operation 001: Near-End PCS Loopback 010: Near-End PMA Loopback 011: Reserved 100: Far-End PMA Loopback 101: Reserved 110: Far-End PCS Loopback	0x0
0x5640	0	LPGBT_FEC	47:0	W	0: FEC5 1: FEC12	0x000000000000
0x5650	0	LPGBT_DATARATE	47:0	W	0: 10.24 Gbps 1: 5.12 Gbps	0x000000000000
0x5700	0	LOCK_SEL	48	W	Locks this particular register. If set prevents software from touching it.	0x0
			47:0	W	ToHost FanOut/Selector. Every bitfield is a channel: 1 : GBT_EMU, select GBT Emulator for a specific CentralRouter channel 0 : GBT_WRAP, select real GBT link for a specific CentralRouter channel	0x000000000000
0x5710	0	LOCK_SEL	48	W	GBT_TOFRONTEND_FANOUT	0x0
			47:0	W	ToFrontEnd FanOut/Selector. Every bitfield is a channel: 1 : GBT_EMU, select GBT Emulator for a specific GBT link 0 : TTC_DEC, select CentralRouter data (including TTC) for a specific GBT link	0x000000000000
0x5720	0	ENABLE_TIMEOUT	32	W	FULLMODE_AUTO_RX_RESET	0x1
			31:0	W	Enable the Automatic RX Reset mechanism Number of 40 MHz clock cycles until an unaligned link results in a reset pulse	0x00100000
0x5730	0	OFFSET_ERROR CLOSE_LOOP TX_PI_PHASE_CALIB TX_UI_ALIGN_CALIB TX_FINE_REALIGN	63:16	W	TCLINK_CNTRL_GEN	0x000000000000
			15	W	Error-offset for phase-control Recommended to freeze with an initial value read	0x0
			14:8	W	Close TLink loop (enables compensation)	0x0
			7	W	UI alignment Tx PI calibrated phase	0x0
			6	W	UI alignment Tx PI activate	0x0
					Repeats fine alignment procedure	0x0

		PS_STROBE	5	W	Shifts phase of transmitter serial data	0x0
		PS_INC_NDEC	4	W	Shifts phase of transmitter serial data	0x0
		MASTER_MGT_RX_READY	3	W	MGT rx is ready (used as reset)	0x0
		...				
0x58A0	0	OFFSET_ERROR	63:16	W	Error-offset for phase-control Recommended to freeze with an initial value read	0x000000000000
		CLOSE_LOOP	15	W	Close TCLink loop (enables compensation)	0x0
		TX_PI_PHASE_CALIB	14:8	W	UI alignment Tx PI calibrated phase	0x0
		TX_UI_ALIGN_CALIB	7	W	UI alignment Tx PI activate	0x0
		TX_FINE_REALIGN	6	W	Repeats fine alignment procedure	0x0
		PS_STROBE	5	W	Shifts phase of transmitter serial data	0x0
		PS_INC_NDEC	4	W	Shifts phase of transmitter serial data	0x0
		MASTER_MGT_RX_READY	3	W	MGT rx is ready (used as reset)	0x0
		Link Wrapper Monitors				
0x6600	0	DATE	63:48	R	Date	0x000
		GBT_VERSION	47:32	R	GBT Version	0x000
		GTH_IP_VERSION	31:16	R	GTH IP Version	0x000
		RESERVED	15:3	R	Reserved	0x000
		GTHREFCLK_SEL	2	R	GTHREFCLK SEL	0x0
		RX_CLK_SEL	1	R	RX CLK SEL	0x0
		PLL_SEL	0	R	PLL SEL	0x0
0x6680	0	GBT_TXRESET_DONE	47:0	R	TX Reset done [47:0]	0x000000000000
0x6690	0	GBT_RXRESET_DONE	47:0	R	RX Reset done [47:0]	0x000000000000
0x66A0	0	GBT_TXFSMRESET_DONE	47:0	R	TX FSM Reset done [47:0]	0x000000000000
0x66B0	0	GBT_RXFSMRESET_DONE	47:0	R	RX FSM Reset done [47:0]	0x000000000000
0x66C0	0	GBT_CPLL_FBCLK_LOST	47:0	R	CPLL FBCLK LOST [47:0]	0x000000000000
0x66D0	0	QPLL_LOCK	59:48	R	QPLL LOCK [11:0]	0x000

	CPLL_LOCK	47:0	R	CPLL LOCK [47:0]	0x000000000000
0x66E0	0	GBT_RXCDR_LOCK	47:0	R	RX CDR LOCK [47:0]
0x66F0	0	GBT_CLK_SAMPLLED	47:0	R	clk sampled [47:0]
0x6700	0	GBT_RX_IS_HEADER	47:0	R	RX IS HEADER [47:0]
0x6710	0	GBT_RX_IS_DATA	47:0	R	RX IS DATA [47:0]
0x6720	0	GBT_RX_HEADER_FOUND	47:0	R	RX HEADER FOUND [47:0]
0x6730	0	GBT_ALIGNMENT_DONE	47:0	R	RX ALIGNMENT DONE [47:0]
0x6740	0	GBT_OUT_MUX_STATUS	47:0	R	GBT output mux status [47:0]
0x6750	0	GBT_ERROR	47:0	R	Error flags [47:0]
0x6760	0	GBT_GBT_TOPBOT_C	47:0	R	TopBot_c [47:0]
0x6800	0	GBT_FM_RX_DISP_ERROR1	47:0	R	Rx disparity error [47:0]
0x6810	0	GBT_FM_RX_DISP_ERROR2	47:0	R	Rx disparity error [47:48]
0x6820	0	GBT_FM_RX_NOTINTABLE1	47:0	R	Rx not in table [47:0]
0x6830	0	GBT_FM_RX_NOTINTABLE2	47:0	R	Rx not in table [48:48]
	GT_FEC_ERR_CNT_GEN				
0x6840	0	GT_FEC_ERR_CNT_00	31:0	R	Counts the number of FEC errors in the given channel.
			...		0x00000000
0x69B0	0	GT_FEC_ERR_CNT_23	31:0	R	Counts the number of FEC errors in the given channel.
		GT_AUTO_RX_RESET_CNT_GEN			0x00000000
0x69C0	0	CLEAR VALUE	any 31:0	T R	Any write to this register clears the counter value Counts the number of AUTO RX RESET events that happen on the FULLMODE, GBT or lpGBT link
			...		
0x6B30	0	GT_AUTO_RX_RESET_CNT_23			
	CLEAR VALUE	any 31:0	T R	Any write to this register clears the counter value Counts the number of AUTO RX RESET events that happen on the FULLMODE, GBT or lpGBT link	0x0 0x00000000
0x6B40	0	TCLINK_MON_GEN			
		TCLINK_MONITOR_1_00			

		ERROR_CONTROLLER	62:15	R	Error-signal for controller Signed complement 2 number.	0x000000000000
		LOOP_CLOSED	14	R	TCLink loop is closed (compensation is enabled)	0x0
		TX_ALIGNED	13	R	Transmitter alignment procedure finished Use as reset for transmitter user logic	0x0
		PS_DONE	12	R	Phase shift is done	0x0
		TX_PI_PHASE	11:5	R	Tx PI phase after alignment	0x0
0x6B50	0	PHASE_DETECTOR	63:32	R	TCLINK_MONITOR_2_00	0x00000000
		TX_FIFO_FILL_PD	31:0	R	Phase detector response	0x00000000
0x6B60	0	LOOP_NOT_CLOSED_REASON	58:54	R	TCLINK_MONITOR_3_00	0x00000000
		PHASE_ACC	53:38	R	Reason why the TCLink loop is not closed phase accumulated output (integrated output)	0x0
		OPERATION_ERROR	37	R	error output indicating that a clk_en_i pulse has arrived before the done_i signal arrived from the previous strobe_o request:	0x0000
		DEBUG_TESTER_ADDR_READ	36:27	W	read address for reading stocked TCLink phase accumulated results	0x00
		DEBUG_TESTER_DATA_READ	26:11	R	data of stocked TCLink phase accumulated results	0x0000
		PS_PHASE_STEP	10:7	R	number of units to shift the phase of the receiver clock	0x0
		...				
0x6F90	0	PHASE_DETECTOR	63:32	R	TCLINK_MONITOR_1_23	0x000000000000
		TX_FIFO_FILL_PD	31:0	R	Phase detector current value	0x00000000
0x6FA0	0	LOOP_NOT_CLOSED_REASON	62:15	R	TCLINK_MONITOR_2_23	0x00000000
		PHASE_ACC	14	R	Error-signal for controller Signed complement 2 number.	0x000000000000
		TX_ALIGNED	13	R	TCLink loop is closed (compensation is enabled)	0x0
		PS_DONE	12	R	Transmitter alignment procedure finished Use as reset for transmitter user logic	0x0
		TX_PI_PHASE	11:5	R	Phase shift is done	0x0
		...				
0x6FB0	0	LOOP_NOT_CLOSED_REASON	58:54	R	TCLINK_MONITOR_3_23	0x00000000
		PHASE_ACC	53:38	R	Reason why the TCLink loop is not closed phase accumulated output (integrated output)	0x00000000

		OPERATION_ERROR		37	R	error output indicating that a clk_en_i pulse has arrived before the done_i signal arrived from the previous strobe_o request	0x0
		DEBUG_TESTER_ADDR_READ		36:27	W	read address for reading stocked TCLink phase accumulated results	0x00
		DEBUG_TESTER_DATA_READ		26:11	R	data of stocked TCLink phase accumulated results	0x0000
		PS_PHASE_STEP		10:7	R	number of units to shift the phase of the receiver clock	0x0
	0	<b>GBT_PLL_LOL_LATCHED</b>					
		CLEAR		any	W	Any write to this bitfield clears the latched LOL bits	0x0
		QPLL_LOL_LATCHED		59:48	R	Asserted when CPLL lock is lost, clear by writing to CLEAR	0x000
		CPLL_LOL_LATCHED		47:0	R	Asserted when CPLL lock is lost, clear by writing to CLEAR	0x000000000000
	0	<b>GBT_ALIGNMENT_LOST</b>					
		CLEAR		any	T	Any write to this bitfield clears the latched ALIGNMENT_LOST bits	0x0
		ALIGNMENT_LOST		47:0	R	Asserted when GBT_ALIGNMENT_DONE bit is 0, clear by writing to CLEAR	0x000000000000
	0	<b>TTCBUSY Controls And Monitors</b>					
		<b>TTC_DEC_CTRLMON</b>					
	0	<b>TTC_DEC_CTRL</b>					
		B_CHAN_DELAY		30:27	W	Number of BC to delay the L1A distribution to the frontends	0x0
		BCID_ONBCR		26:15	W	BCID is set to this value when BCR arrives	0x000
		BUSY_OUTPUT_STATUS		14	R	Actual status of the BUSY LEMO output signal	0x0
		ECR_BCR_SWAP		13	W	ECR and BCR signals are swapped at the output of the TTC decoder (needed only for LAr TTC)	0x0
		BUSY_OUTPUT_INHIBIT		12	W	forces the Busy LEMO output to BUSY-OFF	0x0
		TOHOST_RST		11	W	reset toHost in ttc decoder	0x0
		TT_BCH_EN		10	W	trigger type enable / disable for TTC-ToHost	0x1
		XL1ID_SW		9:2	W	set XL1ID value, the value to be set by XL1ID_RST signal	0x00
		XL1ID_RST		1	W	giving a trigger signal to reset XL1ID value	0x0
		MASTER_BUSY		0	W	L1A trigger throttling	0x0
	0	<b>TTC_DEC_MON</b>					
		TH_FF_COUNT		15:5	R	ToHostData Fifo counts	0x00
		TH_FF_FULL		4	R	ToHostData Fifo status 1:full 0:not full	0x0
		TH_FF_EMPTY		3	R	ToHostData Fifo status 1:empty 0:not empty	0x0

			TTC_BIT_ERR	2:0	R	double bit, single bit and comm error in TTC data	0x0
						TTC_BUSY_ACCEPTED_G	
0x7020	0,1	TTC_BUSY_ACCEPTED00		56:0	R	busy has been asserted by the given ELINK. Reset by writing to TTC_BUSY_CLEAR	0x000000000000
				...			
0x7190	0,1	TTC_BUSY_ACCEPTED23		56:0	R	busy has been asserted by the given ELINK. Reset by writing to TTC_BUSY_CLEAR	0x000000000000
0x71A0	0	FULL SEL ENA		2 1 0	R W W	TTC Emulator memory full indication Select TTC data source 1 TTC Emu   0 TTC Decoder Clear to load into the TTC emulator's memory the required sequence, Set to run the TTC emulator sequence	0x0 0x0 0x0
0x71B0	0	TTC_DELAY		3:0	W	Controls the TTC Fanout delay value, in 25ns (1BC) units	0x0
0x74B0	0	PRESCALE BUSY_WIDTH LIMIT_TIME		51:32 31:16 15:0	W W W	TTC_BUSY_TIMING_CTRL Prescales the 40MHz clock to create an internal slow clock Minimum number of 40MHz clocks that the busy is asserted Number of prescaled clocks a given busy must be asserted before it is recognized	0x0000F 0x000F 0x000F
0x74C0	0	TTC_BUSY_CLEAR	any	T		TTC_EMU_CONTROL clears the latching busy bits in TTC_BUSY_ACCEPTED	0x0
0x74D0	0	BUSY_IN_ENABLE BROADCAST ECR BCR L1A		33 32:27 26 25 24	W W W W W	TTC_EMU_CONTROL Enable internal BUSY input to stop L1A on BUSY Broadcast data Event counter reset Bunch counter reset Level 1 Accept	0x1 0x0 0x0 0x0 0x0
0x74E0	0	TTC_EMU_L1A_PERIOD		31:0	W	L1A period in BC. 0 means manual L1A with TTC_EMU_CONTROL.L1A	0x00000000
0x74F0	0	TTC_EMU_ECR_PERIOD		31:0	W	ECR period in BC. 0 means manual ECR with TTC_EMU_CONTROL.ECR	0x00000000
0x7500	0	TTC_EMU_BCR_PERIOD		31:0	W	BCR period in BC. 0 means manual BCR with TTC_EMU_CONTROL.BCR	0x0000DEC
0x7510	0	TTC_EMU_LONG_CHANNEL_DATA		31:0	W	Long channel data for the TTC emulator	0x00000000
0x7520	0	TTC_EMU_RESET	any	T		Any write to this register resets the TTC Emulator to the default state.	0x0
0x7530	0	TTC_L1ID_MONITOR		31:0	R	Monitor L1ID and X1ID.	0x00000000
0x7540	0					TTC_ECR_MONITOR	

		CLEAR VALUE	any	T	Counts the number of ECRs received from the TTC system, any write to this register clears the counter	0x0
			31:0	R	Counts the number of ECRs received from the TTC system, any write to this register clears the counter	0x00000000
0x7550	0	CLEAR VALUE	any	T	Counts the number of TType received from the TTC system, any write to this register clears the counter	0x0
			31:0	R	Counts the number of TType received from the TTC system, any write to this register clears the counter	0x00000000
0x7560	0	CLEAR VALUE	any	T	Counts the number of times the BCR period does not match 3564, any write to this register clears the counter	0x0
			31:0	R	Counts the number of times the BCR period does not match 3564, any write to this register clears the counter	0x00000000
0x7570	0	CLEAR VALUE	any	T	Counts the number of times BCR is issued, any write to this register clears the counter	0x0
			31:0	R	Counts the number of times BCR is issued, any write to this register clears the counter	0x00000000
0x7580	0	TTC_EMU_TP_DELAY	31:0	W	Number of BC that the testpulse should be sent before the L1A, 0 means no test pulse is sent	0x00000040
0x7590	0	TTC_L1A_DELAY	5:0	W	In Phase1 the LOA bit is generated from L1A, but with a variable delay between 0 and 63 BC cycles from LOA to L1A	0x0
0x75A0	0	CLEAR CDRLOCK_LOST CDRLOCKED ADN_LOL_LATCHED ADN_LOS_LATCHED ADN_LOL ADN_LOS	any	T	TTC_CDRLOCK_MONITOR Clears the latching cdlock, LOL and LOS bitfields asserted when CDRLOCKED has been 0. Clear by writing to CLEAR bitfield Set to 1 if the clock can be successfully recovered from the TTC signal Latched Loss of lock from ADN2814. Clear by writing to CLEAR bitfield Latched Loss of signal from ADN2814. Clear by writing to CLEAR bitfield Loss of lock from ADN2814 Loss of signal from ADN2814	0x0
0x8000	0, 1	XOFF_FM_CH_FIFO_THRESH_LOW	3:0	W	XOFF_BUSY_Controls And Monitors Controls the low threshold of the channel fifo in FULL mode on which an Xon will be asserted, bitfields control 4 MSB	0xB

0x8010	0, 1	XOFF_FM_CH_FIFO_THRESH_HIGH	3:0	W	Controls the high threshold of the channel fifo in FULL mode on which an Xoff will be asserted, bitfields control 4 MSB	0xB
0x8020	0, 1	XOFF_FM_LOW_THRESH_CROSSED	23:0	R	FIFO filled beyond the low threshold, 1 bit per channel	0x000000
0x8030	0, 1				XOFF_FM_HIGH_THRESH	
		CLEAR_LATCH CROSS_LATCHED CROSSED	any	T	Writing this register will clear all CROSS_LATCHED bits FIFO filled beyond the high threshold, 1 latch bit per channel FIFO filled beyond the high threshold, 1 bit per channel	0x0 0x000000 0x000000
0x8040	0, 1	XOFF_FM_SOFT_XOFF	23:0	R	Set any bit in this register to assert XOFF for the given channel, clearing bits will assert XON	0x000000
0x8050	0, 1	XOFF_ENABLE	23:0	W	Enable XOFF assertion (To Frontend) in case the FULL mode CH FIFO gets beyond thresholds. One bit per channel	0x000000
0x8060	0, 1				DMA_BUSY_STATUS	
		CLEAR_LATCH ENABLE TOHOST_BUSY_LATCHED TOHOST_BUSY	any 4 3 0	T W R R	Any write to this register clears TOHOST_BUSY_LATCHED Enable the DMA buffer on the server as a source of busy A tohost descriptor has passed BUSY_THRESHOLD_ASSERT in the past, busy flag was set A tohost descriptor passed BUSY_THRESHOLD_ASSERT, busy flag set	0x0 0x0 0x0 0x0
0x8070	0, 1				FM_BUSY_CHANNEL_STATUS	
		CLEAR_LATCH BUSY_LATCHED BUSY	any 47:24 23:0	T R R	Any write to this register will clear the BUSY_LATCHED bits one Indicates that the given FULL mode channel has received BUSY-ON one Indicates that the given FULL mode channel is currently in BUSY state	0x0 0x000000 0x000000
0x8080	0, 1				BUSY_MAIN_OUTPUT_FIFO_THRESH	
		BUSY_ENABLE LOW	24 23:12	W W	Enable busy generation if thresholds are crossed Low, Negate threshold of busy generation from main output fifo	0x0 0x3FF

0x8090	0, 1	HIGH		11:0	W	High, Assert threshold of busy generation from main output fifo	0x4FF
						BUSY_MAIN_OUTPUT_FIFO_STATUS	
		CLEAR_LATCHED		any	T	Any write to this register will clear the	0x0
		HIGH_THRESH_CROSSED_LATCHED		2	R	Main output fifo has been full beyond HIGH_THRESHOLD, write to clear	0x0
		HIGH_THRESH_CROSSED		1	R	Main output fifo is full beyond HIGH_THRESHOLD	0x0
		LOW_THRESH_CROSSED		0	R	Main output fifo is full beyond LOW_THRESHOLD	0x0
			ELINK_BUSY_ENABLE				
0x80A0	0	ELINK_BUSY_ENABLE00		56:0	W	Per elink (and FULL mode link) enable of the busy signal towards the LEMO	0x0000000000000000
				...			
0x8210	0	ELINK_BUSY_ENABLE23		56:0	W	Per elink (and FULL mode link) enable of the busy signal towards the LEMO	0x0000000000000000
				...			
		XOFF_STATISTICS					
0x8220	0,1	XOFF_PEAK_DURATION00		63:0	R	Maximum occurred duration of XOFF on the given channel in 25ns bins since reset	0x0000000000000000
0x8230	0,1	XOFF_TOTAL_DURATION00		63:0	R	Total occurred duration of XOFF on the given channel in 25ns bins, divide by number of Xoffs to calculate the average since reset	0x0000000000000000
0x8240	0,1	XOFF_COUNT00		63:0	R	Total number of XOFF events per channel that occurred since a reset.	0x0000000000000000
				...			
0x8670	0,1	XOFF_PEAK_DURATION23		63:0	R	Maximum occurred duration of XOFF on the given channel in 25ns bins since reset	0x0000000000000000
0x8680	0,1	XOFF_TOTAL_DURATION23		63:0	R	Total occurred duration of XOFF on the given channel in 25ns bins, divide by number of Xoffs to calculate the average since reset	0x0000000000000000
0x8690	0,1	XOFF_COUNT23		63:0	R	Total number of XOFF events per channel that occurred since a reset.	0x0000000000000000
0x86A0	0, 1	BUSY_TOHOST_ENABLE		0	W	Enable the busy ToHost Virtual Elink	0x0
				...			
		LTTTCBUSY Controls And Monitors					
0x8800	0	LTTTC_ALIGNMENT_DONE		0:0	R	RX ALIGNMENT DONE	0x0
0x8810	0	LTTTC_CPLL_FBCLK_LOST		0:0	R	CPLL FBCLK LOST	0x0
0x8820	0	QPLL_LOCK		1:1	R	QPLL LOCK	0x0

		CPLL_LOCK	0:0	R	CPLL LOCK	0x0
0x8830	0	LTTTC_RXCDR_LOCK	0:0	R	RX CDR LOCK	0x0
0x8840	0	LTTTC_RXRESET_DONE	0:0	R	RX Reset done	0x0
0x8850	0	LTTTC_RX_BYTEISALIGNED	0:0	R	LTTTC link not aligned	0x0
0x8860	0	LTTTC_RX_DISP_ERROR	3:0	R	Rx disp error in byte 3.2.1.0 of LTTTC link	0x0
0x8870	0	LTTTC_RX_NOTINTABLE	3:0	R	Character in byte 3.2.1.0 of LTTTC link not in 8b10b table	0x0
<b>LTTTC_CTRLMON</b>						
0x8880	0	LTTTC_GTH_LOOPBACK_CONTROL	11:9	W	GTH_LOOPBACK_CONTROL for LTTTC Link	0x0
		LTTTC_SOFT_RESET	8	W	SOFT_RESET	0x0
		LTTTC_QPLL_RESET	7	W	QPLL_RESET	0x0
		LTTTC_CPLL_RESET	6	W	CPLL_RESET	0x0
		LTTTC_SOFT_TX_RESET	5	W	SOFT_TX_RESET_ALL	0x0
		LTTTC_SOFT_RX_RESET	4	W	SOFT_RX_RESET_ALL	0x0
		LTTTC_GENERAL_CTRL	3:2	W	Alignment clk reset (not self clearing) clear toHostData clear toHostData	0x0
		LTTTC_CHANNEL_DISABLE	1	W		0x0
		TOHOST_RST	0	W		0x0
<b>LTTTC_MON</b>						
0x8890	0	BUSY_OUTPUT_STATUS	3	R	Actual status of the BUSY LEMO output signal	0x0
		LTTTC_BIT_ERR	2:0	R	Alignment comma not received correctly. Place holder	0x0
<b>LTTTC_BUSY_ACCEPTED_G</b>						
0x88A0	0,1	LTTTC_BUSY_ACCEPTED00	56:0	R	busy has been asserted by the given ELINK. Reset by writing to TTC_BUSY_CLEAR	0x000000000000
			.	.	.	.
0x8A10	0,1	LTTTC_BUSY_ACCEPTED23	56:0	R	busy has been asserted by the given ELINK. Reset by writing to TTC_BUSY_CLEAR	0x000000000000
0x8A20	0	CLEAR	any	T	Counts Set L0ID input bits	0x0
		VALUE	31:0	R	Counts Set L0ID input bits	0x00000000
0x8A30	0	CLEAR	any	T	Counts SetOrbit input bits	0x0

		VALUE		31:0	R	Counts SetOrbit input bits	0x00000000
0xA40	0	CLEAR	any	T	Counts GRST input bits	0x0	
		VALUE	31:0	R	Counts GRST input bits	0x0	0x00000000
0xA50	0	CLEAR	any	T	Counts the Sync input bits	0x0	
		VALUE	31:0	R	Counts the Sync input bits	0x0	0x00000000
0xA60	0	CLEAR	any	T	Counts the number of TType received from the LTITTC system, any write to this register clears the counter	0x0	
		VALUE	46:15	R	Counts the number of TType received from the LTITTC system, any write to this register clears the counter	0x00000000	
		REFVALUE	15:0	W	Counts the number of TType received from the LTITTC system, any write to this register clears the counter	0x0000	
0xA70	0	CLEAR	any	T	Counts the number of times the internal loid / = input L0ID	0x0	
		VALUE	31:0	R	Counts the number of times the internal loid / = input L0ID	0x0	0x00000000
0xA80	0	CLEAR	any	T	Counts the number of times the BCR period does not match 3564, any write to this register clears the counter	0x0	
		VALUE	31:0	R	Counts the number of times the BCR period does not match 3564, any write to this register clears the counter	0x0	0x00000000
0xA90	0	CLEAR	any	T	Counts the number of time the internally computed crc / = input CRC	0x0	
		VALUE	31:0	R	Counts the number of time the internally computed crc / = input CRC	0x0	0x00000000
		House Keeping Controls And Monitors					
0x9000	0	CONFIG_TRIG	1	W	i2c_config_trig	0x0	
		CLKFREQ_SEI	0	W	i2c_clkfreq_sel	0x0	
0x9010	0	CLEAR	any	T	Write to this bitfield clears the latched SI5345_LOL status, SI5345_LOL_LATCHED	0x0	
		SI5345_LOL_LATCHED	14	R	Latched version of SI5345_LOL clear by writing to CLEAR bitfield	0x0	

SI5345_INTR_B	13:12	R	Connects to SI5345_INTR_B pins	0x0
SI5345_FINC_B	11:10	W	Connects to FINC_B pins of SI5345	0x1
SI5345_FDEC_B	9:8	W	Connects to FDEC_B pins of SI5345	0x1
SI5345_LOL	7	R	Loss of lock pin, not connected on VCT09	0x0
SI5345_INSEL	6:5	W	Selects the input clock source 0 : FPGA (FMC LA01) 1 : FMC OSC (40.079 MHz) 2 : FPGA (FMC LA18)	0x0
SI5345_A	4:3	W	SI5345 I2C address select 2 LSB (0x:default, dev id 0x68)	0x0
SI5345_OE	2	W	SI5345 active low output enable (0:enable)	0x1
SI5345_RSTN	1	W	SI5345 active low reset (0:reset)	0x1
SI5345_SEL	0	W	SI5345 programming mode 1 : I2C mode (default) 0 : SPI mode	0x1
0x9300	0		MMCM_MAIN	
CLEAR	any	T	Clears the LOL_LATCHED status	0x0
LOL_LATCHED	4	R	Main MMCM has lost lock, clear by writing to the CLEAR bitfield	0x0
LCLK_SEL	3	W	1: LCLK 0: TTC	0x1
MAIN_INPUT	2:1	R	Main MMCM Oscillator Input 2: LCLK fixed 1: TTC fixed 0: selectable	0x0
PLL_LOCK	0	R	Main MMCM PLL Lock Status	0x0
0x9310	0	LMK_LOCKED	0	0x000
0x9320	0	FPGA_CORE_TEMP	11:0 R	XADC temperature monitor for the FPGA CORE for FLX709, FLX710 temp (C)= ((FPGA_CORE_TEMP* 503.975)/4096)-273.15 for FLX711 temp (C)= ((FPGA_CORE_TEMP* 502.9098)/4096)-273.8195
0x9330	0	FPGA_CORE_VCCINT	11:0 R	XADC voltage measurement VCCINT = (FPGA_CORE_VCCINT *3.0)/4096
0x9340	0	FPGA_CORE_VCCAUX	11:0 R	XADC voltage measurement VCCAUX = (FPGA_CORE_VCCAUX *3.0)/4096

0x9350	0	FPGA_CORE_VCCBRAM	11:0	R	xADC voltage measurement VCCBRAM = (FPGA_CORE_VCCBRAM *3.0)/4096	0x000
0x9360	0	FPGA_DNA	63:0	R	Unique identifier of the FPGA	0x0000000000000000
0x9420	0			I2C_WR		
		I2C_WREN	any	T	Any write to this register triggers an I2C read or write sequence	0x0
		DATA_BYTE3	34:27	W	Data byte 3 used when RW16BIT is set	0x0
		RW16BIT	26	W	Set to 1 to Write 3 bytes (ADDR + 16 data bits) or read 16 data bits.	0x0
		I2C_FULL	25	R	I2C FIFO full	0x0
		WRITE_2BYTES	24	W	Write two bytes	0x0
		DATA_BYTE2	23:16	W	Data byte 2	0x0
		DATA_BYTE1	15:8	W	Data byte 1	0x0
		SLAVE_ADDRESS	7:1	W	Slave address	0x0
		READ_NOT_WRITE	0	W	READ/<o>WRITE</o>	0x0
0x9430	0			I2C_RD		
		I2C_RDEN	any	T	Any write to this register pops the last I2C data from the FIFO	0x0
		I2C_EMPTY	8	R	I2C FIFO Empty	0x0
		I2C_DOUT	7:0	R	I2C READ Data	0x0
0x9800	0			INT_TEST		
		TRIGGER	any	T	Fire a test MSIx interrupt set in IRQ	0x0
		IRQ	3:0	W	Set this field to a value equal to the MSIx interrupt to be fired. The write triggers the interrupt immediately.	0x0
0x9810	0			CONFIG_FLASH_WR		
		FAST_WRITE	57	W	Write command only. Only used for fast programming.	0x0
		FAST_READ	56	W	Status reading without command writing. Only used for fast programming.	0x0
		PAR_CTRL	55	W	Choose use FW or uC to select the Flash partition. 1 FW   0 uC.	0x0
		PAR_VR	54:53	W	Choose Flash partition. Valid when PAR_CTRL is 1.	0x0
		FLASH_SEL	52	W	1 takes control over flash, 0 gives JTAG control over flash	0x0
		DO_INIT	51	W	Untested feature, don't use it yet.	0x0
		DO_READSTATUS	50	W	Reads status from flash	0x0
		DO_CLEARSTATUS	49	W	Clears status reading from flash, back to normal flash operation	0x0

DO_ERASEBLOCK		48	W	Erased the current block of the flash, this register has to be cleared by software	0x0
DO_UNLOCK_BLOCK		47	W	Unlock writes to the current block, this register has to be cleared by software	0x0
DO_READ		46	W	Reads the 16 bits from current address, this register has to be cleared by software	0x0
DO_WRITE		45	W	Writes the 16 bits to current address, this register has to be cleared by software	0x0
DO_READDEVICEID		44	W	DIN should return 0x0089, this register has to be cleared by software	0x0
DO_RESET		43	W	Can be used in the future, currently disconnected in firmware	0x0
ADDRESS		42:16	W	Address for read and write operations (25 bits, upper 2 bits are controlled by uC)	0x00000000
WRITE_DATA		15:0	W	Value of data to write towards flash	0x0000
0x9820	0			CONFIG_FLASH_RD	
		PAR_RD		19:18	R
		FLASH_REQ_DONE		17	R
		FLASH_BUSY		16	R
		READ_DATA		15:0	R
					Value of data read from flash
0x9830	0			SI5324_STATUS	
		LOL		15:8	R
		LOS		8:0	R
		TACH_CNT		19:0	R
					Readout of the Fan tachometer speed of the BNL712 board
0x9840	0			RXUSRCLK_FREQ	
0x9850	0	VALID		38	R
		CHANNEL		37:32	W
		VAL		31:0	R
					Indicates that the frequency measurement is valid
					Select the Transceiver channel to measure the clock from.
					Frequency in Hz of the selected channel
					0x00000000
					Generators
0xA000	0	FELIG_L1ID_RESET		any	T
					Any write to this register clears the FELIG L1ID
					0x0
0xA020	0	CHUNK_LENGTH		50:35	W
		RESET		34:28	W
					FELIG data generator chunk-length in bytes.
					0x0000
					FELIG data generator reset. One bit per group. 0:normal operation, 1:group emulation held in reset.
					0x0

		SW_BUSY	27:21	W	FELIG elink busy state. One bit per group. 0:normal operation, 1:elink enter busy state.	0x0
		DATA_FORMAT	20:7	W	FELIG data generator format, 2 bits per e-group. 00 8b10b, 01 direct, 10 Aurora	0x000
		PATTERN_SEL	6:0	W	FELIG data payload type. One bit per group. 0:byte counter, 1:USERDATA	0x0
...						
0xA190	0	<b>FELIG_GEN_CONFIG_23</b>				
		CHUNK_LENGTH	50:35	W	FELIG data generator chunk-length in bytes.	0x0000
		RESET	34:28	W	FELIG data generator reset. One bit per group. 0:normal operation, 1:egroup emulation held in reset.	0x0
		SW_BUSY	27:21	W	FELIG elink busy state. One bit per group. 0:normal operation, 1:elink enter busy state.	0x0
		DATA_FORMAT	20:7	W	FELIG data generator format, 2 bits per e-group. 00 8b10b, 01 direct, 10 Aurora	0x000
		PATTERN_SEL	6:0	W	FELIG data payload type. One bit per group. 0:byte counter, 1:USERDATA	0x0
...						
0xA1A0	0	<b>FELIG_ELINK_CONFIG_ARR</b>				
		ENDIAN_MOD	34:28	W	FELIG elink data input endian control. One bit per egroup. 0:little-endian (8b10b), 1:big-endian.	0x0
		INPUT_WIDTH	27:21	W	FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 1:10-bit (8b10b).	0x0
		OUTPUT_WIDTH	20:0	W	FELIG elink data output width. 3 bits per egroup. 0:2b, 1:4b, 2:8b, 3:16b, 4:32b	0x00000
...						
0xA310	0	<b>FELIG_ELINK_CONFIG_23</b>				
		ENDIAN_MOD	34:28	W	FELIG elink data input endian control. One bit per egroup. 0:little-endian (8b10b), 1:big-endian.	0x0
		INPUT_WIDTH	27:21	W	FELIG elink data input width. One bit per egroup. 0:8-bit (direct), 1:10-bit (8b10b).	0x0
		OUTPUT_WIDTH	20:0	W	FELIG elink data output width. 3 bits per egroup. 0:2b, 1:4b, 2:8b, 3:16b, 4:32b	0x00000
...						
0xA320	0	FELIG_ELINK_ENABLE_00	39:0	W	FELIG elink enable. One bit per elink. 0:disabled, 1:enabled.	0x000000000
...						
0xA490	0	FELIG_ELINK_ENABLE_23	39:0	W	FELIG elink enable. One bit per elink. 0:disabled, 1:enabled.	0x000000000

0xA4A0		FELIG_GLOBAL_CONTROL	
FAKE_L1A_RATE	0	63:36	W
PICXO_OFFSET_PPM		35:14	W
TRACK_DATA		12:12	W
RXUSERRDY		11:11	W
TXUSERRDY		10:10	W
AUTO_RESET		9:9	W
PICXO_RESET		8:8	W
GTTX_RESET		7:7	W
CPLL_RESET		6:6	W
X3_X4_OUTPUT_SELECT		5:0	W
0xA4B0		FELIG_LANE_CONFIG_ARR	
B_CH_BIT_SEL	0	63:42	W
A_CH_BIT_SEL		41:35	W
LB_FIFO_DELAY		34:30	W
ELINK_SYNC		7:7	W
PICXO_OFFSET_EN		6:6	W
PI_HOLD		5:5	W
GBT_LB_ENABLE		4:4	W
GBH_LB_ENABLE		3:3	W
L1A_SOURCE		2:2	W
GBT_EMU_SOURCE		1:1	W
FG_SOURCE		0:0	W
		...	

FELIG_LANE_CONFIG_23			
0xA620	0	B_CH_BIT_SEL	63:42 W
		A_CH_BIT_SEL	41:35 W
		LB_FIFO_DELAY	34:30 W
		ELINK_SYNC	7:7 W
		PICXO_OFFSET_EN	6:6 W
		PI_HOLD	5:5 W
		GBT_LB_ENABLE	4:4 W
		GBH_LB_ENABLE	3:3 W
		LIA_SOURCE	2:2 W
		GBT_EMU_SOURCE	1:1 W
		FG_SOURCE	0:0 W
FELIG_MON_TTC_0_ARR			
0xA630	0	L1ID	63:40 R
		XL1ID	39:32 R
		BCID	31:20 R
		RESERVED0	19:16 R
		LEN	15:8 R
		FMT	7:0 R
		...	
0xA7A0	0	FELIG_MON_TTC_0_00	63:40 R
		L1ID	39:32 R
		XL1ID	31:20 R
		BCID	19:16 R
		RESERVED0	7:0 R
		...	

		LEN FMT		15:8 R	R	Live TTC data monitor.		0x00 0x00
				7:0 R	R	Live TTC data monitor.		
0xA7B0	0	RESERVED1 TRIGGER_TYPE ORBIT		63:48 R 47:32 R 31:0 R	R R R	Live TTC data monitor. Live TTC data monitor. Live TTC data monitor.		0x0000 0x0000 0x00000000
0xA920	0			...	FELIG_MON_TTC_1_00			
0xA930	0	RESERVED1 TRIGGER_TYPE ORBIT		63:48 R 47:32 R 31:0 R	R R R	Live TTC data monitor. Live TTC data monitor. Live TTC data monitor.		0x0000 0x0000 0x00000000
0xAAA0	0	SLIDE_COUNT FC_ERROR_COUNT		63:32 R 31:0 R	R	FELIG_MON_COUNTERS_00 Counts the number of rx slides commanded by the GBT logic. Should be static once a link is established. When FG_DATA_SELECT is 1, this counter reports the number of detected data errors.		0x00000000 None
0xAAAB0	0			...	FELIG_MON_COUNTERS_23			
0xAC20	0	TX RX		63:32 R 31:0 R	R	FELIG_MON_FREQ_ARR FELIG regenerated TX clock frequency[Hz]. FELIG recovered RX clock frequency[Hz].		0x00000000 0x00000000 0x00000000
0x00000000	0			...	FELIG_MON_FREQ_23			0x00000000

0xAC30	0	RX		31:0	R	FELIG recovered RX clock frequency[Hz].	0x00000000
		XTAL_100MHZ		63:32	W	FELIG MON_FREQ_GLOBAL	
		CLK_41_667MHZ		31:0	W	FELIG local oscillator frequency[Hz].	0x00000000
			FELIG_MON_L1A_ID_ARR			FELIG_PCIE_MGTREFCLK frequency[Hz].	0x00000000
0xAC40	0	FELIG_MON_L1A_ID_00		31:0	R	FELIG's last L1 ID.	0x00000000
				...			
0xA DB0	0	FELIG_MON_L1A_ID_23		31:0	R	FELIG's last L1 ID.	0x00000000
			FELIG_MON_PICXO_ARR				
0xADC0	0	VLOT		53:32	R	Value indicates TX clock (recovered RX clock) to RX reference clock frequency offset.	0x00000
		ERROR		20:0	R	Value indicates RX to TX frequency tracking error.	0x00000
				...			
0xAF30	0	VLOT		53:32	R	Value indicates TX clock (recovered RX clock) to RX reference clock frequency offset.	0x00000
		ERROR		20:0	R	Value indicates RX to TX frequency tracking error.	0x00000
				...			
0xAF40	0	LB_FIFO_FRAMEGEN_LANE		63:48	W	One bit per lane. When set to 1, resets all loopback FIFOs.	0x0000
				47:24	W	One bit per lane. When set to 1, resets all FELIG link checking logic.	0x00000000
				23:0	W	One bit per lane. When set to 1, resets all FELIG lane logic.	0x00000000
0xAF50	0	FELIG_RX_SLIDE_RESET		23:0	W	One bit per lane. When set to 1, resets the gbt rx slide counter.	0x00000000
			FELIG_ITK_STrips_Data_GEN_CONFIG_ARR				
0xAF60	0	ITKS_FIFO_CTL		63:48	W	FELIG ITK STRIPS DATA GEN CONFIG_00	
		ITKS_FIFO_DATA		19:17	W	data fifo control 2:rst 1:rd 0:wr.	0x0
				16:0	W	itks emu data 16:last word 15:0: data word	0x0000
				...			
0xB0D0	0	ITKS_FIFO_CTL		19:17	W	FELIG ITK STRIPS DATA GEN CONFIG_23	0x0
						data fifo control 2:rst 1:rd 0:wr.	



	CONSTANT_CHUNK_LENGTH	41:41	W	Data source select 0: Random chunk length 1: Constant chunk length	0x0
	INT_STATUS_EMU	40:32	R	Read internal status emulator	0x0
	FFU_FM_EMU_T	16	W	For Future Use (trigger registers)	0x0
	FE_BUSY_ENABLE	0	W	Enable the BUSY mechanism if L1A counter passes threshold	0x1
0xB830	0	FMEMU_RANDOM_RAM_ADDR	9:0	W	Controls the address of the ramblock for the random number generator 0x00
0xB840	0	WE	any	T	Any write to this register (DATA) triggers a write to the ramblock 0x0
	CHANNEL_SELECT	39:16	W	Enable write enable only for the selected channel 0x00000000	
	DATA	15:0	W	DATA field to be written to FMEMU_RANDOM_RAM_ADDR 0x0000	
0xB850	0	SELECT_RANDOM	20	W	1 enables the random chunk length, 0 uses a constant chunk length 0x0
	SEED	19:10	W	Seed for the random number generator, should not be 0 0x200	
	POLYNOMIAL	9:0	W	POLYNOMIAL for the random number generator (10b LFSR) Bit9 should always be 1 0x240	
0xB860	0	FMEMU_CONFIG_WRAADDR	9:0	W	write enable for the FIMEmu ram block 0x00
0xB870	0	WE	any	T	Any write to register WRDATA triggers a write to the ramblock 0x0
	CHANNEL_SELECT	55:32	W	Enable write enable only for the selected channel 0x00000000	
	WRDATA	31:0	W	DATA field to be written to FMEMU_RANDOM_RAM_ADDR 0x00000000	
				Wishbone	
0xC000	0	WRITE_NOT_READ	32	W	Wishbone write command 0x0
	ADDRESS	31:0	W	Slave address for Wishbone bus 0x00000000	
0xC010	0	WRITE_ENABLE	any	T	Any write to this register triggers a write to the Wupper to Wishbone fifo 0x0
	FULL	32	R	Wishbone	0x0
	DATA	31:0	W	Wishbone	0x00000000
0xC020	0	READ_ENABLE	any	T	Any write to this register triggers a read from the Wishbone to Wupper fifo 0x0

0xC030	0	WISHBONE_STATUS				0x0 0x00000000
		INT	4	R	interrupt	
		RETRY	3	R	Interface is not ready to accept data cycle should be retried	
		STALL	2	R	When pipelined mode slave can't accept additional transactions in its queue	
		ACKNOWLEDGE	1	R	Indicates the termination of a normal bus cycle	
		ERROR	0	R	Address not mapped by the crossbar	
IP Bus		IPBUS_WRITE_DATA				
0xC800	0	IPBUS_WRITE_ADDRESS	31:0	W	Address of the IPBus Write RAM	0x00000000
0xC810	0	WRITE_ENABLE DATA	any	T	Any write to this register triggers a write to the Wupper to IPBus inout RAM	0x0
0xC820	0	IPBUS_READ_ADDRESS	63:0	W	IPbus data to write to RAM	0x0000000000000000
0xC830	0	IPBUS_READ_DATA	31:0	W	Address of the IPBus Read RAM	0x00000000
0xC840	0	IPBUS_PKT_DONE	63:0	R	IPbus data from Read RAM	0x0000000000000000
ITK_STRIPS_CTRL		GLOBAL_STRIP_CONFIG				
0xD000	0,1	TEST_MODULE_MASK	63:59	W	(for tests only) contains R3 mask for the simulated trigger data	0x0
		TEST_R3L1_TAG	58:52	W	(for tests only) contains R3 or L1 tag for the simulated trigger data	0x0
		TTC_GENERATE_GATING_ENABLE	51	W	Global control for gating signal generation. Enables generating trickle gating signal in response to TTC BCR. TRICKLE_TRIGGER must also be enabled for the trickle configuration to work. (See also BC_STOP fields)	0x0
		TTC_GATING_OVERRIDE	50	W	Overrides and disables gating signal generation when set to '1' (use if the elink is deadlocked and commands don't reach it).	0x0
		INVERT_AMAC_IN	4	W	Invert the polarity of all FELIX AMAC_IN elinks	0x0
		INVERT_AMAC_OUT	3	W	Invert the polarity of all FELIX AMAC_OUT elinks	0x0
		INVERT_DIN	2	W	Invert the polarity of all FELIX 8-bit IN 8b10b elinks	0x0
		INVERT_R3L1_OUT	1	W	Invert the polarity of all FELIX R3L1 elinks	0x0
		INVERT_LCB_OUT	0	W	Invert the polarity of all FELIX LCB elinks	0x0

0xD010	0,1	GLOBAL_TRIGGER	any	T	writing to this register issues a single trickle trigger for every LCB link connected to this FELIX device	0x0
0xD020	0,1	STRIPS_R3_TRIGGER	any	T	(for tests only) simulate R3 trigger (issues 4-5 sequential triggers)	0x0
0xD030	0,1	STRIPS_L1_TRIGGER	any	T	(for tests only) simulate L1 trigger (issues 4-5 sequential triggers)	0x0
0xD040	0,1	STRIPS_R3L1_TRIGGER	any	T	(for tests only) simulate simultaneous R3 and L1 trigger (issues 4-5 sequential triggers)	0x0
<b>MRO Registers</b>						
0xF000	0	<b>MROD_CTRL</b> OPTIONS ENASPARSE1 ENAMANSLIDE ENAPASSALL ENATXCOUNT GOLTESTMODE				
		15:8	W	Extra options for MROD	0x00	
		7:7	W	Enable spare1	0x0	
		6:6	W	Enable Manual Slides in Rx Locking	0x0	
		5:5	W	Enable PassAll in EmptySupress	0x0	
		4:4	W	Enable SimpleCount in TxDriver for locking	0x0	
		3:0	W	GOL Test Mode (emulate CSM): 0: Run Data Emulator when 1: 0; stop, load emulator fifo 1: Enable Circulate when 1: 0; send fifo data only once 2: Enable Triggered Mode when 1: 0; run continuously (no TTC) 3: Enable pattern generator	0x0	
0xF010	0	<b>MROD_TCVRCTRL</b> SLIDEMAX SLIDEWAIT FRAMESIZE				
		23:16	W	Maximum RXSLIDES before fire a TCVR reset	0xFF	
		15:8	W	RXclk delay in TCVR for next RX_SLIDE operation	0x20	
		7:0	W	Number of 32 data words in 1 frame	0x14	
0xF020	0	MROD_EP0_CSENABLE	23:0	W	EPO CSM Data Enable channel 23-0	0x000000
0xF030	0	MROD_EP0_EMPTYSUPPR	23:0	W	EPO Set Empty Suppression channel 23-0	0x000000
0xF040	0	MROD_EP0_HPTDCMODE	23:0	W	EPO Set HPTDC Mode channel 23-0	0x000000
0xF050	0	MROD_EP0_CLRFIFOS	23:0	W	EPO Clear FIFOs channel 23-0	0x000000
0xF060	0	MROD_EP0_EMULOADENA	23:0	W	EPO Emulator Load Enable channel 23-0	0x000000
0xF070	0	MROD_EP0_TRXLOOPBACK	23:0	W	EPO Transceiver Loopback Enable channel 23-0	0x000000
0xF080	0	MROD_EP0_TXCVRRESET	23:0	W	EPO Transceiver Reset all channel 23-0	0x000000
0xF090	0	MROD_EP0_RXRESET	23:0	W	EPO Receiver Reset channel 23-0	0x000000
0xF0A0	0	MROD_EP0_TXRESET	23:0	W	EPO Transmitter Reset channel 23-0	0x000000

0xF0B0	0	MROD_EP1_CSMENABLE	23:0	W	EP1 CSM Data Enable channel 23:0	0x000000
0xF0C0	0	MROD_EP1_EMPTYSUPPR	23:0	W	EP1 Set Empty Suppression channel 23:0	0x000000
0xF0D0	0	MROD_EP1_HPTDCMODE	23:0	W	EP1 Set HPTDC Mode channel 23:0	0x000000
0xF0E0	0	MROD_EP1_CLRIFOFS	23:0	W	EP1 Clear FIFOs channel 23:0	0x000000
0xF0F0	0	MROD_EP1_EMULLOADENA	23:0	W	EP1 Emulator Load Enable channel 23:0	0x000000
0xF100	0	MROD_EP1_TRXLOOPBACK	23:0	W	EP1 Transceiver Loopback Enable channel 23:0	0x000000
0xF110	0	MROD_EP1_TXCVRRESET	23:0	W	EP1 Transceiver Reset all channel 23:0	0x000000
0xF120	0	MROD_EP1_RXRESET	23:0	W	EP1 Receiver Reset channel 23:0	0x000000
0xF130	0	MROD_EP1_TXRESET	23:0	W	EP1 Transmitter Reset channel 23:0	0x000000
MROD Monitors						
0xF800	0	MROD_EP0_CSMH_EMPTY	23:0	R	EP0 CSM Handler FIFO Empty 23:0	0x000000
0xF810	0	MROD_EP0_CSMH_FULL	23:0	R	EP0 CSM Handler FIFO Full 23:0	0x000000
0xF820	0	MROD_EP0_RXALIGNBSY	23:0	R	EP0 Receiver Aligned monitor 23:0	0x000000
0xF830	0	MROD_EP0_RXRECDATA	23:0	R	EP0 Receiver Data monitor 23:0	0x000000
0xF840	0	MROD_EP0_RXRECIDLES	23:0	R	EP0 Receiver Idle monitor 23:0	0x000000
0xF850	0	MROD_EP0_TXLOCKED	23:0	R	EP0 Transmitter Locked monitor 23:0	0x000000
0xF860	0	MROD_EP1_CSMH_EMPTY	23:0	R	EP1 CSM Handler FIFO Empty 23:0	0x000000
0xF870	0	MROD_EP1_CSMH_FULL	23:0	R	EP1 CSM Handler FIFO Full 23:0	0x000000
0xF880	0	MROD_EP1_RXALIGNBSY	23:0	R	EP1 Receiver Aligned monitor 23:0	0x000000
0xF890	0	MROD_EP1_RXRECDATA	23:0	R	EP1 Receiver Data monitor 23:0	0x000000
0xF8A0	0	MROD_EP1_RXRECIDLES	23:0	R	EP1 Receiver Idle monitor 23:0	0x000000
0xF8B0	0	MROD_EP1_TXLOCKED	23:0	R	EP1 Transmitter Locked monitor 23:0	0x000000

Table 10: FELIX register map BAR2.

## References

- [1] Atlas Felix project twiki (authorized users only)  
<https://twiki.cern.ch/twiki/bin/viewauth/Atlas/FELIXdevelopment>
- [2] ARM AMBA AXI bus standard specification page  
<http://www.arm.com/products/system-ip/amba/amba-open-specifications.php>
- [3] Xilinx website about the PCI Express core  
[http://www.xilinx.com/products/intellectual-property/7\\_Series\\_Gen\\_3\\_PCI\\_Express.htm](http://www.xilinx.com/products/intellectual-property/7_Series_Gen_3_PCI_Express.htm)
- [4] UG761: Xilinx AXI Bus documentation  
[http://www.xilinx.com/support/documentation/ip\\_documentation/axi\\_ref\\_guide/latest/\\_ug761\\_axi\\_reference\\_guide.pdf](http://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/_ug761_axi_reference_guide.pdf)
- [5] PG023: Virtex-7 FPGA Gen3 Integrated Block for PCI Express v4.3  
[https://www.xilinx.com/support/documentation/ip\\_documentation/pcie3\\_7x/v4\\_3/pg023\\_v7\\_pcie\\_gen3.pdf](https://www.xilinx.com/support/documentation/ip_documentation/pcie3_7x/v4_3/pg023_v7_pcie_gen3.pdf)
- [6] PG156: UltraScale Devices Gen3 Integrated Block for PCI Express v4.4  
[https://www.xilinx.com/support/documentation/ip\\_documentation/pcie3\\_ultrascale/v4\\_4/pg156-ultrascale-pcie-gen3.pdf](https://www.xilinx.com/support/documentation/ip_documentation/pcie3_ultrascale/v4_4/pg156-ultrascale-pcie-gen3.pdf)
- [7] PG213: UltraScale+ Devices Integrated Block for PCI Express v1.3  
[https://www.xilinx.com/support/documentation/ip\\_documentation/pcie4\\_uscale\\_plus/v1\\_3/pg213-pcie4-ultrascale-plus.pdf](https://www.xilinx.com/support/documentation/ip_documentation/pcie4_uscale_plus/v1_3/pg213-pcie4-ultrascale-plus.pdf)
- [8] PG343: Versal ACAP Integrated Block for PCI Express v1.0  
[https://www.xilinx.com/support/documentation/ip\\_documentation/pcie\\_ver/v1\\_0/pg343-pcie-versal.pdf](https://www.xilinx.com/support/documentation/ip_documentation/pcie_ver/v1_0/pg343-pcie-versal.pdf)
- [9] M. Jackson, R. Budruk, *PCI Express Technology - Comprehensive Guide to Generations 1.x, 2.x and 3.0*, 1st Edition, MindShare Technology Series, 2012
- [10] HDL Works EASE  
<http://hdlworks.com/products/ease/index.html>
- [11] Avoiding repeating passwords for CVS and SVN - ATLAS  
<https://confluence.slac.stanford.edu/display/Atlas/Avoiding+repeating+passwords+for+CVS+and+SVN>
- [12] Mentor Graphics Questasim  
<http://www.mentor.com/products/fv/questa/>
- [13] UG908: Programming and Debugging using Vivado  
[http://www.xilinx.com/support/documentation/sw\\_manuals/xilinx2014\\_2/ug908-vivado-programming-debugging.pdf](http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/ug908-vivado-programming-debugging.pdf)

- [14] J. Corbet, G. Kroah Hartman, A. Rubini, *Linux Device Drivers*, 3rd Edition, O'Reilly, 2005  
<http://www.oreilly.com/openbook/linuxdrive3/book/index.html>
- [15] J. Schumacher, M Donzelmann, *WupperCodeGen*  
<https://gitlab.cern.ch/atlas-tdaq-felix/wuppercodegen>

## List of Figures

1	Structure of the Felix PCIe Engine . . . . .	7
2	Endless DMA buffer and pointers representation diagram in ToHost mode . . . . .	11
3	Endless DMA buffer and pointers representation diagram in FromHost mode . . . . .	12
4	PCIe core configuration in Vivado [Basic] . . . . .	17
5	PCIe core configuration in Vivado [Capabilities] . . . . .	17
6	PCIe core configuration in Vivado [PF0 IDs] . . . . .	17
7	PCIe core configuration in Vivado [PF0 BAR] . . . . .	18
8	PCIe core configuration in Vivado [Legacy/MSI Cap] . . . . .	18
9	PCIe core configuration in Vivado [MSIx] . . . . .	18
10	PCIe core configuration in Vivado [Power Management] . . . . .	19
11	PCIe core configuration in Vivado [Extd. Capabilities 1] . . . . .	19
12	PCIe core configuration in Vivado [Extd. Capabilities 2] . . . . .	20
13	PCIe core configuration in Vivado [Shared LogicMSIx] . . . . .	20
14	PCIe core configuration in Vivado [Core Interface Parameters] . . . . .	21

## List of Tables

2	DMA descriptors types . . . . .	9
3	PCIe interrupts . . . . .	14
5	AXI4-Stream streams . . . . .	15
7	Directories in the repository . . . . .	22
8	FELIX register map BAR0 . . . . .	27
9	FELIX register map BAR1 . . . . .	28
10	FELIX register map BAR2 . . . . .	72